Patents by Inventor Eric D. Hunt-Schroeder
Eric D. Hunt-Schroeder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11962709Abstract: A semiconductor device includes circuitry configured to derive a physical unclonable function. The circuitry includes a plurality of bitcells, each bitcell being readable as one of a ‘0’ value and a ‘1’ value, and sense amplifier circuitry configurable to read values from the plurality of bitcells. The sense amplifier circuitry includes margin circuitry configurable (i) to selectably bias reading of the plurality of bitcells toward one of ‘0’ values and ‘1’ values, (ii) to identify addresses of bitcells having a stable ‘1’ value when the margin circuitry is configured to bias reading of the plurality of bitcells toward ‘0’ values, and (iii) to identify addresses of bitcells having a stable ‘0’ value when the margin circuitry is configured to bias reading of the plurality of bitcells toward ‘1’ values. Each bitcell in the plurality of bitcells may include a differential transistor pair.Type: GrantFiled: July 15, 2021Date of Patent: April 16, 2024Assignee: Marvell Asia Pte, Ltd.Inventors: Eric D. Hunt-Schroeder, Darren Anand, Dale Pontius
-
Patent number: 11742858Abstract: A voltage power switch includes circuitry configured to output a known voltage. The voltage power switch includes a lock circuit configured to output a known state and a voltage level shifter configured to receive an input, the input being based on the known state output by the lock circuit. The voltage power switch, using an output circuit, is configured to output a known voltage level based on an output of the voltage level shifter, wherein the known voltage is one of a high voltage VHI for a fuse programing period or a first non-zero intermediate voltage VMID1 for a non-fuse programming period.Type: GrantFiled: August 2, 2022Date of Patent: August 29, 2023Assignee: Marvell Asia Pte, Ltd.Inventors: Eric D. Hunt-Schroeder, Darren Anand, Michael Roberge
-
Patent number: 11693048Abstract: Embodiments of the disclosure provide a crack detecting and monitoring system, including: a plurality of electrically conductive structures extending about a protective barrier formed in an inactive region of an integrated circuit (IC), wherein an active region of the IC is enclosed within the protective barrier; and a plurality of stages of sensing circuits connected in series for sensing a change in an electrical characteristic of each of the plurality of structures and for receiving an enable signal, wherein each sensing circuit is coupled to a respective structure of the plurality of structures, the change in the electrical characteristic indicating damage to the respective structure, wherein each sensing circuit includes a circuit for selectively generating the enable signal for a next sensing circuit in the plurality of stages of sensing circuits.Type: GrantFiled: November 5, 2021Date of Patent: July 4, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Nicholas A. Polomoff, Dewei Xu, Eric D. Hunt-Schroeder
-
Patent number: 11430505Abstract: The present disclosure relates to in-memory computing using a static random access memory (SRAM). In particular, the present disclosure relates to a structure including a memory configured to store a first word and a second word, the memory further includes a configurable data path circuit, and the configured data path circuit is configured to perform an arithmetic logical operation based on the first word and the second word in parallel.Type: GrantFiled: April 16, 2020Date of Patent: August 30, 2022Assignee: Marvell Asia Pte, Ltd.Inventors: Akhilesh Patil, Eric D. Hunt-Schroeder
-
Patent number: 11418195Abstract: A voltage power switch includes circuitry configured to output a known voltage. The voltage power switch includes a lock circuit configured to output a known state and a voltage level shifter configured to receive an input, the input being based on the known state output by the lock circuit. The voltage power switch, using an output circuit, is configured to output a known voltage level based on an output of the voltage level shifter, wherein the known voltage is one of a high voltage VHI for a fuse programing period or a first non-zero intermediate voltage VMID1 for a non-fuse programming period.Type: GrantFiled: July 15, 2021Date of Patent: August 16, 2022Assignee: Marvell Asia Pte, Ltd.Inventors: Eric D. Hunt-Schroeder, Darren Anand, Michael Roberge
-
Patent number: 11293980Abstract: Systems and methods are provided for implementing customer-transparent logic redundancy in scan chains for improved yield of integrated circuits. More specifically, an integrated circuit structure is provided for that includes a plurality of combined latch structures. Each of the combined latch structures includes an original latch and a redundant latch. The integrated circuit structure further includes a plurality of combined logic structures. Each of the combined logic structures includes an original logic structure a redundant logic structure. Each redundant latch is a duplicate of each respective original latch within a combined latch structure and each redundant logic structure is a duplicate of each respective original logic structure within a combined logic structure such that a two-fold library of latches and logic is provided for one or more scan chains of the integrated circuit structure.Type: GrantFiled: December 23, 2020Date of Patent: April 5, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, John R. Goss, Eric D. Hunt-Schroeder, Andrew K. Killorin
-
Publication number: 20220057445Abstract: Embodiments of the disclosure provide a crack detecting and monitoring system, including: a plurality of electrically conductive structures extending about a protective barrier formed in an inactive region of an integrated circuit (IC), wherein an active region of the IC is enclosed within the protective barrier; and a plurality of stages of sensing circuits connected in series for sensing a change in an electrical characteristic of each of the plurality of structures and for receiving an enable signal, wherein each sensing circuit is coupled to a respective structure of the plurality of structures, the change in the electrical characteristic indicating damage to the respective structure, wherein each sensing circuit includes a circuit for selectively generating the enable signal for a next sensing circuit in the plurality of stages of sensing circuits.Type: ApplicationFiled: November 5, 2021Publication date: February 24, 2022Inventors: Nicholas A. Polomoff, Dewei Xu, Eric D. Hunt-Schroeder
-
Patent number: 11215661Abstract: Embodiments of the disclosure provide a crack detecting and monitoring system, including: a plurality of electrically conductive structures extending about a protective barrier formed in an inactive region of an integrated circuit (IC), wherein an active region of the IC is enclosed within the protective barrier; and a plurality of stages of sensing circuits connected in series for sensing a change in an electrical characteristic of each of the plurality of structures and for receiving an enable signal, wherein each sensing circuit is coupled to a respective structure of the plurality of structures, the change in the electrical characteristic indicating damage to the respective structure, wherein each sensing circuit includes a circuit for selectively generating the enable signal for a next sensing circuit in the plurality of stages of sensing circuits.Type: GrantFiled: May 12, 2020Date of Patent: January 4, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Nicholas A. Polomoff, Dewei Xu, Eric D. Hunt-Schroeder
-
Publication number: 20210356514Abstract: Embodiments of the disclosure provide a crack detecting and monitoring system, including: a plurality of electrically conductive structures extending about a protective barrier formed in an inactive region of an integrated circuit (IC), wherein an active region of the IC is enclosed within the protective barrier; and a plurality of stages of sensing circuits connected in series for sensing a change in an electrical characteristic of each of the plurality of structures and for receiving an enable signal, wherein each sensing circuit is coupled to a respective structure of the plurality of structures, the change in the electrical characteristic indicating damage to the respective structure, wherein each sensing circuit incudes a circuit for selectively generating the enable signal for a next sensing circuit in the plurality of stages of sensing circuits.Type: ApplicationFiled: May 12, 2020Publication date: November 18, 2021Inventors: Nicholas A. Polomoff, Dewei Xu, Eric D. Hunt-Schroeder
-
Publication number: 20210327495Abstract: The present disclosure relates to in-memory computing using a static random access memory (SRAM). In particular, the present disclosure relates to a structure including a memory configured to store a first word and a second word, the memory further includes a configurable data path circuit, and the configured data path circuit is configured to perform an arithmetic logical operation based on the first word and the second word in parallel.Type: ApplicationFiled: April 16, 2020Publication date: October 21, 2021Inventors: Akhilesh PATIL, Eric D. HUNT-SCHROEDER
-
Patent number: 11114155Abstract: The present disclosure relates to a structure including a read controller configured to receive a burst enable signal and a word line pulse signal, identify consecutive read operations from storage cells accessed via a word line, precharge bit lines once during consecutive, sequential reads, and hold the word line active through N?1 of the consecutive read operations, and N is an integer number of the consecutive read operations.Type: GrantFiled: January 24, 2019Date of Patent: September 7, 2021Assignee: Marvell Asia Pte, Ltd.Inventors: Igor Arsovski, Akhilesh Patil, Eric D. Hunt-Schroeder
-
Patent number: 11105846Abstract: Embodiments of the disclosure provide a system for detecting and monitoring a crack in an integrated circuit (IC), including: at least one electrically conductive perimeter line (PLINE) extending about, and electrically isolated from, a protective structure formed in an inactive region of the IC, wherein an active region of the IC is enclosed within the protective structure; a circuit for sensing a change in an electrical characteristic of the at least one PLINE, the change in the electrical characteristic indicating a presence of a crack in the inactive region of the IC; and a connecting structure for electrically coupling each PLINE to the sensing circuit.Type: GrantFiled: April 2, 2020Date of Patent: August 31, 2021Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Nicholas A. Polomoff, Dirk Breuer, Eric D. Hunt-Schroeder, Bernhard J Wunder, Dewei Xu
-
Patent number: 11101010Abstract: The present disclosure relates to a structure including a first delay path circuit which is configured to receive an input signal and is connected to a complement transistor of a twin cell transistor pair through a complement bitline signal, a second delay path circuit which is configured to receive the input signal and is connected to a true transistor of the twin cell transistor pair through a true bitline signal, and a logic circuit which is configured to receive a first output of the first delay path circuit and a second output of the second delay path circuit and output a data output signal.Type: GrantFiled: September 12, 2019Date of Patent: August 24, 2021Assignee: MARVELL ASIA PTE, LTD.Inventors: Eric D. Hunt-Schroeder, Sebastian T. Ventrone, James A. Svarczkopf, Igor Arsovski
-
Publication number: 20210116498Abstract: Systems and methods are provided for implementing customer-transparent logic redundancy in scan chains for improved yield of integrated circuits. More specifically, an integrated circuit structure is provided for that includes a plurality of combined latch structures. Each of the combined latch structures includes an original latch and a redundant latch. The integrated circuit structure further includes a plurality of combined logic structures. Each of the combined logic structures includes an original logic structure a redundant logic structure. Each redundant latch is a duplicate of each respective original latch within a combined latch structure and each redundant logic structure is a duplicate of each respective original logic structure within a combined logic structure such that a two-fold library of latches and logic is provided for one or more scan chains of the integrated circuit structure.Type: ApplicationFiled: December 23, 2020Publication date: April 22, 2021Inventors: Igor ARSOVSKI, John R. GOSS, Eric D. HUNT-SCHROEDER, Andrew K. KILLORIN
-
Patent number: 10971996Abstract: A charge pump circuit includes a charge pump configured to increase a voltage of an input signal to generate a voltage-boosted input signal, output the voltage-boosted input signal in response to a determination that the voltage-boosted input signal is greater than or equal to a threshold, and connect the charge pump to a supply voltage to pre-charge the charge pump in response to a determination that the voltage-boosted input signal is less than the threshold. The charge pump circuit includes bandgap reference generator configured to receive the voltage-boosted input signal and output, based on the voltage-boosted input signal, a voltage reference signal to a device that operates in accordance with the supply voltage.Type: GrantFiled: June 1, 2020Date of Patent: April 6, 2021Assignee: Marvell Asia Pte., Ltd.Inventors: Eric D. Hunt-Schroeder, John A. Fifield, Dale E. Pontius
-
Patent number: 10955474Abstract: Systems and methods are provided for implementing customer-transparent logic redundancy in scan chains for improved yield of integrated circuits. More specifically, an integrated circuit structure is provided for that includes a plurality of combined latch structures. Each of the combined latch structures includes an original latch and a redundant latch. The integrated circuit structure further includes a plurality of combined logic structures. Each of the combined logic structures includes an original logic structure a redundant logic structure. Each redundant latch is a duplicate of each respective original latch within a combined latch structure and each redundant logic structure is a duplicate of each respective original logic structure within a combined logic structure such that a two-fold library of latches and logic is provided for one or more scan chains of the integrated circuit structure.Type: GrantFiled: November 7, 2019Date of Patent: March 23, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, John R. Goss, Eric D. Hunt-Schroeder, Andrew K. Killorin
-
Publication number: 20210082532Abstract: The present disclosure relates to a structure including a first delay path circuit which is configured to receive an input signal and is connected to a complement transistor of a twin cell transistor pair through a complement bitline signal, a second delay path circuit which is configured to receive the input signal and is connected to a true transistor of the twin cell transistor pair through a true bitline signal, and a logic circuit which is configured to receive a first output of the first delay path circuit and a second output of the second delay path circuit and output a data output signal.Type: ApplicationFiled: September 12, 2019Publication date: March 18, 2021Inventors: Eric D. HUNT-SCHROEDER, Sebastian T. VENTRONE, James A. SVARCZKOPF, Igor ARSOVSKI
-
Patent number: 10839931Abstract: The present disclosure relates to a structure which includes a memory which is configured to enable zero test time built-in self-test (BIST) at a read/write port while concurrently performing at least one functional read operation at a read port.Type: GrantFiled: July 24, 2019Date of Patent: November 17, 2020Assignee: MARVELL ASIA PTE, LTD.Inventors: Igor Arsovski, Eric D. Hunt-Schroeder, Michael A. Ziegerhofer
-
Patent number: 10796750Abstract: The present disclosure relates to a structure including a sequential mode read controller which is configured to receive a sequential read enable burst signal and a starting word line address, identify consecutive read operations from an array of storage cells accessed via a plurality of word lines, precharge a plurality of bit lines of the storage cells no more than once during the consecutive read operations, and hold a word line of the word lines active throughout the consecutive read operations. The sequential read enable burst signal and a starting word line address are decoded to select a row address and activate the corresponding word line from a plurality of word lines in the array.Type: GrantFiled: July 10, 2018Date of Patent: October 6, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Akhilesh Patil, Eric D. Hunt-Schroeder
-
Publication number: 20200295653Abstract: A charge pump circuit includes a charge pump configured to increase a voltage of an input signal to generate a voltage-boosted input signal, output the voltage-boosted input signal in response to a determination that the voltage-boosted input signal is greater than or equal to a threshold, and connect the charge pump to a supply voltage to pre-charge the charge pump in response to a determination that the voltage-boosted input signal is less than the threshold. The charge pump circuit includes bandgap reference generator configured to receive the voltage-boosted input signal and output, based on the voltage-boosted input signal, a voltage reference signal to a device that operates in accordance with the supply voltage.Type: ApplicationFiled: June 1, 2020Publication date: September 17, 2020Inventors: Eric D. HUNT-SCHROEDER, John A. Fifield, Dale E. Pontius