Patents by Inventor Eric Debes
Eric Debes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8782377Abstract: Method, apparatus, and program means for performing bitstream buffer manipulation with a SIMD merge instruction. The method of one embodiment comprises determining whether any unprocessed data bits for a partial variable length symbol exist in a first data block is made. A shift merge operation is performed to merge the unprocessed data bits from the first data block with a second data block. A merged data block is formed. A merged variable length symbol comprised of the unprocessed data bits and a plurality of data bits from the second data block is extracted from the merged data block.Type: GrantFiled: May 22, 2012Date of Patent: July 15, 2014Assignee: Intel CorporationInventors: Julien Sebot, William W. Macy, Eric Debes, Huy V. Nguyen
-
Patent number: 8745358Abstract: Method, apparatus, and program means for performing bitstream buffer manipulation with a SIMD merge instruction. The method of one embodiment comprises determining whether any unprocessed data bits for a partial variable length symbol exist in a first data block is made. A shift merge operation is performed to merge the unprocessed data bits from the first data block with a second data block. A merged data block is formed. A merged variable length symbol comprised of the unprocessed data bits and a plurality of data bits from the second data block is extracted from the merged data block.Type: GrantFiled: September 4, 2012Date of Patent: June 3, 2014Assignee: Intel CorporationInventors: Julien Sebot, William W. Macy, Eric Debes, Huy V. Nguyen
-
Publication number: 20130185541Abstract: Method, apparatus, and program means for performing bitstream buffer manipulation with a SIMD merge instruction. The method of one embodiment comprises determining whether any unprocessed data bits for a partial variable length symbol exist in a first data block is made. A shift merge operation is performed to merge the unprocessed data bits from the first data block with a second data block. A merged data block is formed. A merged variable length symbol comprised of the unprocessed data bits and a plurality of data bits from the second data block is extracted from the merged data block.Type: ApplicationFiled: March 7, 2013Publication date: July 18, 2013Inventors: YEN-KUANG CHEN, WILLIAM MACY, JR., MATTHEW HOLLIMAN, ERIC DEBES, MINERVA YEUNG
-
Publication number: 20130007417Abstract: Method, apparatus, and program means for performing bitstream buffer manipulation with a SIMD merge instruction. The method of one embodiment comprises determining whether any unprocessed data bits for a partial variable length symbol exist in a first data block is made. A shift merge operation is performed to merge the unprocessed data bits from the first data block with a second data block. A merged data block is formed. A merged variable length symbol comprised of the unprocessed data bits and a plurality of data bits from the second data block is extracted from the merged data block.Type: ApplicationFiled: September 4, 2012Publication date: January 3, 2013Inventors: Julien Sebot, William W. Macy, Eric Debes, Huy V. Nguyen
-
Patent number: 8346838Abstract: A method and apparatus for including in a processor instructions for performing integer transforms including multiply-add operations and horizontal-add operations on packed data. In one embodiment, a processor is coupled to a memory that stores a first packed byte data and a second packed byte data. The processor performs operations on said first packed byte data and said second packed byte data to generate a third packed data in response to receiving a multiply-add instruction. A plurality of the 16-bit data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed byte data. The processor adds together at least a first and a second 16-bit data element of the third packed data in response to receiving an horizontal-add instruction to generate a 16-bit result as one of a plurality of data elements of a fourth packed data.Type: GrantFiled: September 15, 2009Date of Patent: January 1, 2013Assignee: Intel CorporationInventors: Eric Debes, William W. Macy, Jonathan J. Tyler
-
Publication number: 20120233443Abstract: Method, apparatus, and program means for performing bitstream buffer manipulation with a SIMD merge instruction. The method of one embodiment comprises determining whether any unprocessed data bits for a partial variable length symbol exist in a first data block is made. A shift merge operation is performed to merge the unprocessed data bits from the first data block with a second data block. A merged data block is formed. A merged variable length symbol comprised of the unprocessed data bits and a plurality of data bits from the second data block is extracted from the merged data block.Type: ApplicationFiled: May 22, 2012Publication date: September 13, 2012Inventors: Julien Sebot, William W. Macy, Eric Debes, Huy V. Nguyen
-
Patent number: 7685212Abstract: A method for a fast full search motion estimation with SIMD merge instruction. The method of one embodiment comprises loading a first line of K data elements for a current macroblock. A first set of L data elements and a second set of L data elements for pixels in a search window are loaded. A shift right merge operation is performed on the first and second sets of data elements to generate a second line of K data elements. A first sum of absolute differences value between said first line and said second line is calculated. The first sum of absolute differences value is accumulated to a first total for a first reference macroblock.Type: GrantFiled: October 25, 2002Date of Patent: March 23, 2010Assignee: Intel CorporationInventors: Julien Sebot, William W. Macy, Eric Debes
-
Publication number: 20100011042Abstract: A method and apparatus for including in a processor instructions for performing integer transforms including multiply-add operations and horizontal-add operations on packed data. In one embodiment, a processor is coupled to a memory that stores a first packed byte data and a second packed byte data. The processor performs operations on said first packed byte data and said second packed byte data to generate a third packed data in response to receiving a multiply-add instruction. A plurality of the 16-bit data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed byte data. The processor adds together at least a first and a second 16-bit data element of the third packed data in response to receiving an horizontal-add instruction to generate a 16-bit result as one of a plurality of data elements of a fourth packed data.Type: ApplicationFiled: September 15, 2009Publication date: January 14, 2010Inventors: Eric Debes, William W. Macy, Jonathan J. Tyler
-
Patent number: 7624138Abstract: A method and apparatus for including in a processor instructions for performing integer transforms including multiply-add operations and horizontal-add operations on packed data. In one embodiment, a processor is coupled to a memory that stores a first packed byte data and a second packed byte data. The processor performs operations on said first packed byte data and said second packed byte data to generate a third packed data in response to receiving a multiply-add instruction. A plurality of the 16-bit data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed byte data. The processor adds together at least a first and a second 16-bit data element of the third packed data in response to receiving an horizontal-add instruction to generate a 16-bit result as one of a plurality of data elements of a fourth packed data.Type: GrantFiled: December 30, 2003Date of Patent: November 24, 2009Assignee: Intel CorporationInventors: Eric Debes, William W. Macy, Jonathan J. Tyler
-
Patent number: 7430578Abstract: A method and apparatus for including in a processor instructions for performing multiply-add operations on packed byte data. In one embodiment, a processor is coupled to a memory. The memory has stored therein a first packed byte data and a second packed byte data. The processor performs operations on data elements in said first packed byte data and said second packed byte data to generate a third packed data in response to receiving an instruction. A plurality of the data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed byte data.Type: GrantFiled: June 30, 2003Date of Patent: September 30, 2008Assignee: Intel CorporationInventors: Eric Debes, William W. Macy, Jonathan J. Tyler, James Coke, Frank Binns, Scott Rodgers, Peter Ruscito, Bret Toll, Vesselin Naydenov, Masood Tahir, David Jackson
-
Patent number: 7395298Abstract: A method and apparatus for including in a processor instructions for performing multiply-add operations on packed data. In one embodiment, a processor is coupled to a memory. The memory has stored therein a first packed data and a second packed data. The processor performs operations on data elements in said first packed data and said second packed data to generate a third packed data in response to receiving an instruction. At least two of the data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed data.Type: GrantFiled: June 30, 2003Date of Patent: July 1, 2008Assignee: Intel CorporationInventors: Eric Debes, William W. Macy, Jonathan J. Tyler, Alexander D. Peleg, Millind Mittal, Larry M. Mennemeier, Benny Eitan, Carole Dulong, Eiichi Kowashi, Wolf Witt
-
Patent number: 7395302Abstract: A method and apparatus for including in a processor instructions for performing horizontal intra-add operations on packed data. One embodiment of the processor is coupled to a memory. The memory has stored therein at least a first packed data. The processor performs operations on data elements in the first packed data to generate a plurality of data elements in a second packed data in response to receiving an instruction. At least two of the plurality of data elements in the second packed data store the results of an intra-add operation, at least one of these results coming from the operation on data elements of the first packed data. One embodiment of a software method utilizes horizontal intra-add instructions for performing butterfly computations as may be employed, for example, in Walsh-Hadamard transforms or in Fast-Fourier Transforms.Type: GrantFiled: June 30, 2003Date of Patent: July 1, 2008Assignee: Intel CorporationInventors: William W. Macy, Eric Debes, Mark J. Buxton, Patrice Roussel, Julien Sebot, Huy V. Nguyen
-
Patent number: 7392275Abstract: A method and apparatus for including in a processor instructions for performing horizontal intra-add operations on packed data. One embodiment of the processor is coupled to a memory. The memory has stored therein at least a first packed data. The processor performs operations on data elements in the first packed data to generate a plurality of data elements in a second packed data in response to receiving an instruction. At least two of the plurality of data elements in the second packed data store the results of an intra-add operation, at least one of these results coming from the operation on data elements of the first packed data. One embodiment of a software method utilizes horizontal intra-add instructions for performing butterfly computations as may be employed, for example, in Walsh-Hadamard transforms or in Fast-Fourier Transforms.Type: GrantFiled: June 30, 2003Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: William W. Macy, Eric Debes, Minerva Yeung, Yen-Kuang Chen, Patrice Roussel
-
Patent number: 7343389Abstract: An apparatus and method for single instruction multiple data (SIMD) modular multiplication are described. In one embodiment, the method includes selection of modular multiplication method available from an operating environment. Once the multiplication method is selected, a data access pattern for processing of data is selected. Finally, the selected modular multiplication method is executed in order to process data according to the selected data access pattern. In a further embodiment, a SIMD modular multiplication instruction is provided in order to enable simultaneous modular multiplication of multiplicand and multiplier operands, which may be vertically or horizontally accessed from memory, as indicated by a selected data access pattern. Alternatively, modular multiplication is implemented utilizing a SIMD byte shuffle operation, which enables modular multiplication of a constant multiplicand value to varying data multiplier values.Type: GrantFiled: May 2, 2002Date of Patent: March 11, 2008Assignee: Intel CorporationInventors: William W. Macy, Hong Jiang, Eric Debes, Igor V. Kozintsev
-
Publication number: 20080052428Abstract: In one embodiment, a system comprises a portable computing device comprising a first graphics controller and a first communication interface, and a turbo station comprising a second communication interface to manage communication with the portable computing device, and at least one auxiliary computing component coupled to the communication interface and configured to process cooperatively with the first graphics controller in the portable computing device.Type: ApplicationFiled: August 10, 2006Publication date: February 28, 2008Inventors: Jeffrey Liang, Greg Kaine, Eric Debes, Ramon C. Cancel, Allen Huang, Patrick K. Leung, Luis Vargas
-
Publication number: 20080036780Abstract: In one embodiment, a system comprises a portable computing device comprising a first graphics controller and a first communication interface, and a turbo station comprising a second communication interface to manage communication with the portable computing device, and at least one auxiliary computing component comprising a multi-core graphics engine coupled to the communication interface and configured to process cooperatively with the first graphics controller in the portable computing device.Type: ApplicationFiled: August 10, 2007Publication date: February 14, 2008Inventors: Jeffrey Liang, Greg Kaine, Eric Debes
-
Patent number: 7272622Abstract: A method for a parallel shift right merge of data. The method of one embodiment comprises receiving a shift count of M. A first operand having a first set of L data elements is shifted left by ‘L?M’ data elements. A second operand having a second set of L data elements is shifted right by M data elements. The shifted first set is merged with the shifted second set to generate a resultant having L data elements.Type: GrantFiled: October 25, 2002Date of Patent: September 18, 2007Assignee: Intel CorporationInventors: Julien Sebot, William W. Macy, Eric Debes, Huy V. Nguyen
-
Patent number: 7162607Abstract: An apparatus and method for loading a data storage device with a plurality of randomly located data are described. The method includes loading, in response to execution of a multiple data load instruction, data within a destination data storage device wherein one or more data elements from the data are randomly located within a memory device. In one embodiment, addresses of the data elements are contained within a data storage device and indicated as index addresses. In addition, the data elements are stored n one or more data storage areas of a memory device, which include look-up tables, data arrays or the like. In addition, data elements within the destination data storage device, as well as address indexes within the address data storage device may be organized in response to execution of a data shuffle instruction according to a data processing operation instruction.Type: GrantFiled: August 31, 2001Date of Patent: January 9, 2007Assignee: Intel CorporationInventors: William W. Macy, Eric Debes, Igor V. Kozintsev, Minerva M. Yeung
-
Patent number: 7143264Abstract: An apparatus and method for performing data access in accordance with memory access patterns are described. In one embodiment, the method includes the determination, in response to a memory access instruction, of a memory access pattern of data requested by the memory access instruction. Once the memory access pattern is determined, the data requested by the memory access instruction is accessed according to the determined memory access pattern. Finally, once the data is accessed, the data is processed according to the memory access instruction. Accordingly, in this embodiment of the present invention, data is accessed according to memory access patterns including zig-zag patterns scan, Zerotree scan, bit plane extraction, fine granularity scalability or the like.Type: GrantFiled: October 10, 2002Date of Patent: November 28, 2006Assignee: Intel CorporationInventors: Eric Debes, Yen-Kuang Chen, Matthew J. Holliman, Minerva M. Yeung
-
Patent number: 7085795Abstract: An apparatus and method for efficient filtering and convolution of content data are described. The method includes organizing, in response to executing a data shuffle instruction, a selected portion of data within a destination data storage device. The portion of data is organized according to an arrangement of coefficients within a coefficient data storage device. Once organized, a plurality of summed-product pairs are generated in response to executing a multiply-accumulate instruction. The plurality of product pairs are formed by multiplying data within the destination data storage device and coefficients within the coefficient data storage device. Once generated, adjacent summed-product pairs are added in response to executing an adjacent-add instruction. The adjacent summed-product pairs are added within the destination data storage device to form one or more data processing operation results.Type: GrantFiled: October 29, 2001Date of Patent: August 1, 2006Assignee: Intel CorporationInventors: Eric Debes, William W. Macy, Minerva M. Yeung