Patents by Inventor Eric Fogleman
Eric Fogleman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9136859Abstract: An asynchronous successive approximation register analog-to-digital converter (SAR ADC), which utilizes one or more overlapping redundant bits in each digital-to-analog converter (DAC) code word, is operable to generate an indication signal that indicates completion of each comparison step and indicates that an output decision for each comparison step is valid. A timer may be initiated based on the generated indication signal. A timeout signal may be generated that preempts the indication signal and forces a preemptive decision, where the preemptive decision sets one or more remaining bits up to, but not including, the one or more overlapping redundant bits in a corresponding digital-to-analog converter code word for a current comparison step to a particular value. For example, the one or more remaining bits may be set to a value that is derived from a value of a bit that was determined in an immediately preceding decision.Type: GrantFiled: December 30, 2014Date of Patent: September 15, 2015Assignee: MAXLINEAR, INC.Inventors: Eric Fogleman, Sheng Ye, Xuefeng Chen, Kok Lim Chan
-
Patent number: 9124291Abstract: A system for processing signals may be configured to detect occurrence of particular errors, comprising meta-stability events, during digital conversion to analog signals, and to handle any detected meta-stability event, such as by adjusting at least a portion of a corresponding digital output based on detection of the meta-stability event. The adjusting of the digital output may comprise setting at least the portion of the digital output, such as to one of a plurality of predefined digital values or patterns. The system may comprise a code generator for generating and/or outputting the predefined digital values or patterns. The system may comprise a selector for adaptively selecting, for portions of the digital output, between output of normal processing path and between predefined values or patterns.Type: GrantFiled: July 18, 2013Date of Patent: September 1, 2015Assignee: MAXLINEAR, INC.Inventors: Xuefeng Chen, Kok Lim Chan, Eric Fogleman, Sheng Ye
-
Publication number: 20150162928Abstract: An asynchronous successive approximation register analog-to-digital converter (SAR ADC), which utilizes one or more overlapping redundant bits in each digital-to-analog converter (DAC) code word, is operable to generate an indication signal that indicates completion of each comparison step and indicates that an output decision for each comparison step is valid. A timer may be initiated based on the generated indication signal. A timeout signal may be generated that preempts the indication signal and forces a preemptive decision, where the preemptive decision sets one or more remaining bits up to, but not including, the one or more overlapping redundant bits in a corresponding digital-to-analog converter code word for a current comparison step to a particular value. For example, the one or more remaining bits may be set to a value that is derived from a value of a bit that was determined in an immediately preceding decision.Type: ApplicationFiled: December 30, 2014Publication date: June 11, 2015Inventors: Eric Fogleman, Sheng Ye, Xuefeng Chen, Kok Lim Chan
-
Publication number: 20150092899Abstract: A signal receiver may comprise circuitry for applying multi-level sampling to an input signal, using a plurality of sampling rates that comprises at least two different sampling rates, and circuitry for processing one or more outputs of the multi-level sampling. The processing may comprises sampling at a sampling rate that is different than each of the plurality of sampling rates used during the multi-level sampling and applying analog-to-digital conversion. At least one of the sampling rates used during the multi-level sampling and/or the sampling rate used during the processing may be set based on configuring of one or more clock signals used during the multi-level sampling and/or during the processing. At least one of the one or more clock signals may be configured based on reduction of frequency of a corresponding base clock signal.Type: ApplicationFiled: December 8, 2014Publication date: April 2, 2015Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Patent number: 8934590Abstract: A signal receiver may comprise a first sampling circuitry that is operable to sample in a first level at a particular main sampling rate; a second sampling circuitry that is operable to sample in a second level, an output of the first sampling circuitry, at a second sampling rate that is reduced compared to the main sampling rate; a third sampling circuitry that is operable to sample in a third level, one or more outputs of the second sampling circuitry, at a third sampling rate that is reduced compared to the second sampling rate; and an analog-to-digital conversion (ADC) circuitry for applying analog-to-digital conversion to one or more outputs of the third sampling circuitry.Type: GrantFiled: December 16, 2013Date of Patent: January 13, 2015Assignee: MaxLinear, Inc.Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Patent number: 8922415Abstract: An asynchronous successive approximation register analog-to-digital converter (SAR ADC), which utilizes one or more overlapping redundant bits in each digital-to-analog converter (DAC) code word, is operable to generate an indication signal that indicates completion of each comparison step and indicates that an output decision for each comparison step is valid. A timer may be initiated based on the generated indication signal. A timeout signal may be generated that preempts the indication signal and forces a preemptive decision, where the preemptive decision sets one or more remaining bits up to, but not including, the one or more overlapping redundant bits in a corresponding digital-to-analog converter code word for a current comparison step to a particular value. For example, the one or more remaining bits may be set to a value that is derived from a value of a bit that was determined in an immediately preceding decision.Type: GrantFiled: August 10, 2013Date of Patent: December 30, 2014Assignee: MaxLinear, Inc.Inventors: Eric Fogleman, Sheng Ye, Xuefeng Chen, Kok Lim Chan
-
Patent number: 8816762Abstract: A programmable active frequency-selective circuit includes a first capacitor having a fixed value and a second capacitor coupled in parallel to the first capacitor and having a plurality of switchable capacitors connected in parallel to each other. The programmable active frequency-selective circuit further includes a plurality of switches each being associated with one of the switchable capacitors, and a control port coupled to the switches. The capacitors may be varied to account for processing variations that occur during manufacturing of the programmable active frequency-selective circuit. The capacitors values may also be varied to change the bandwidth and/or gain of the programmable active frequency-selective circuit.Type: GrantFiled: January 13, 2011Date of Patent: August 26, 2014Assignee: MaxLinear, Inc.Inventor: Eric Fogleman
-
Publication number: 20140105339Abstract: A signal receiver may comprise a first sampling circuitry that is operable to sample in a first level at a particular main sampling rate; a second sampling circuitry that is operable to sample in a second level, an output of the first sampling circuitry, at a second sampling rate that is reduced compared to the main sampling rate; a third sampling circuitry that is operable to sample in a third level, one or more outputs of the second sampling circuitry, at a third sampling rate that is reduced compared to the second sampling rate; and an analog-to-digital conversion (ADC) circuitry for applying analog-to-digital conversion to one or more outputs of the third sampling circuitry.Type: ApplicationFiled: December 16, 2013Publication date: April 17, 2014Applicant: MaxLinear, Inc.Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Publication number: 20140043175Abstract: An asynchronous successive approximation register analog-to-digital converter (SAR ADC), which utilizes one or more overlapping redundant bits in each digital-to-analog converter (DAC) code word, is operable to generate an indication signal that indicates completion of each comparison step and indicates that an output decision for each comparison step is valid. A timer may be initiated based on the generated indication signal. A timeout signal may be generated that preempts the indication signal and forces a preemptive decision, where the preemptive decision sets one or more remaining bits up to, but not including, the one or more overlapping redundant bits in a corresponding digital-to-analog converter code word for a current comparison step to a particular value. For example, the one or more remaining bits may be set to a value that is derived from a value of a bit that was determined in an immediately preceding decision.Type: ApplicationFiled: August 10, 2013Publication date: February 13, 2014Applicant: MaxLinear, Inc.Inventors: Eric Fogleman, Sheng Ye, Xuefeng Chen, Kok Lim Chan
-
Publication number: 20140022105Abstract: A system for processing signals may be configured to detect occurrence of particular errors, comprising meta-stability events, during digital conversion to analog signals, and to handle any detected meta-stability event, such as by adjusting at least a portion of a corresponding digital output based on detection of the meta-stability event. The adjusting of the digital output may comprise setting at least the portion of the digital output, such as to one of a plurality of predefined digital values or patterns. The system may comprise a code generator for generating and/or outputting the predefined digital values or patterns. The system may comprise a selector for adaptively selecting, for portions of the digital output, between output of normal processing path and between predefined values or patterns.Type: ApplicationFiled: July 18, 2013Publication date: January 23, 2014Applicant: MaxLinear, Inc.Inventors: Xuefeng Chen, Kok Lim Chan, Eric Fogleman, Sheng Ye
-
Patent number: 8611483Abstract: A radio frequency (RF) receiver may comprise a first sampling module that is operable to sample in a first level at a particular main sampling rate; a plurality of second-level sampling modules, wherein each of the plurality of second-level sampling modules is operable to sample in a second level, an output of the first level, at a second sampling rate that is reduced compared to the main sampling rate; and a plurality of third-level modules, each comprising a plurality of third-stage sampling sub-modules that are operable to sample at a third sampling rate that is reduced compared to the second sampling rate, and a plurality of corresponding analog-to-digital conversion (ADC) sub-modules.Type: GrantFiled: May 31, 2012Date of Patent: December 17, 2013Assignee: MaxLinear, Inc.Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Publication number: 20120309337Abstract: A radio frequency (RF) receiver may comprise a first sampling module that is operable to sample in a first level at a particular main sampling rate; a plurality of second-level sampling modules, wherein each of the plurality of second-level sampling modules is operable to sample in a second level, an output of the first level, at a second sampling rate that is reduced compared to the main sampling rate; and a plurality of third-level modules, each comprising a plurality of third-stage sampling sub-modules that are operable to sample at a third sampling rate that is reduced compared to the second sampling rate, and a plurality of corresponding analog-to-digital conversion (ADC) sub-modules.Type: ApplicationFiled: May 31, 2012Publication date: December 6, 2012Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Publication number: 20120163518Abstract: A receiver may receive a signal and process each of a plurality of sub-bands of the received signal via a respective one of a plurality of first-type receive chains. The receiver may utilize a signal output by a first one of the plurality of the first-type receive chains to remove undesired signals from a signal output by a second one of the plurality of the first-type receive chains. The undesired signals may comprise aliases and/or harmonics of one or more signals that fall within a sub-band of the first one of the plurality of the first-type receive chains. The receiver may downconvert, filter, and digitize each of the plurality of sub-bands via a corresponding one of the plurality of the first type receive chains. The received signal may encompass the cable television band, and each of the plurality of sub-bands may comprise a plurality of cable television channels.Type: ApplicationFiled: December 23, 2011Publication date: June 28, 2012Inventors: Madhukar Reddy, Eric Fogleman, Curtis Ling
-
Publication number: 20120025904Abstract: A programmable active frequency-selective circuit includes a first capacitor having a fixed value and a second capacitor having a value defined by a product of a parameter and a plurality of switchable capacitors, wherein the parameter is defined by a gain, a bandwidth mode, and a process resolution. The parameter may be stored in a form of a look-up table and enables a user or manufacturer to program the gain, select the bandwidth mode and tune the process. The frequency-selective circuit may include a differential input and a differential output having a first feedback path connected across a positive output terminal to a negative input terminal and a second feedback path connected across a negative output terminal and a positive input terminal.Type: ApplicationFiled: January 13, 2011Publication date: February 2, 2012Applicant: MaxLinear, Inc.Inventor: Eric Fogleman
-
Patent number: 6930626Abstract: Methods and apparatuses for spectrally shaping mismatch errors in a multi-bit digital to analog converter (DAC). In an embodiment, the multi-bit DAC is constructed from K separate multi-element sub-DACs, where K and the number of elements in each sub-DAC are each preferably greater than two. A received digital input code is split into a set of K sub-codes corresponding to the digital input code. The set of K sub-codes can have one of at least N different sub-code orders that specify an order of each of the K sub-codes with respect to one another, where N>2. A sum of the K sub-codes equals the digital input code. One of the at least N different sub-code orders is selected using a shuffling algorithm. Then, each sub-code in the set of K sub-codes is output in accordance with the selected sub-code order.Type: GrantFiled: July 20, 2004Date of Patent: August 16, 2005Assignee: Broadcom CorporationInventors: Todd L. Brooks, David S. P. Ho, Kevin L. Miller, Eric Fogleman
-
Publication number: 20040252042Abstract: Methods and apparatuses for spectrally shaping mismatch errors in a multi-bit digital to analog converter (DAC). In an embodiment, the multi-bit DAC is constructed from K separate multi-element sub-DACs, where K and the number of elements in each sub-DAC are each preferably greater than two. A received digital input code is split into a set of K sub-codes corresponding to the digital input code. The set of K sub-codes can have one of at least N different sub-code orders that specify an order of each of the K sub-codes with respect to one another, where N>2. A sum of the K sub-codes equals the digital input code. One of the at least N different sub-code orders is selected using a shuffling algorithm. Then, each sub-code in the set of K sub-codes is output in accordance with the selected sub-code order.Type: ApplicationFiled: July 20, 2004Publication date: December 16, 2004Inventors: Todd L. Brooks, David S.P. Ho, Kevin L. Miller, Eric Fogleman
-
Patent number: 6771199Abstract: Methods and apparatuses for spectrally shaping mismatch errors in a multi-bit digital to analog converter (DAC). In an embodiment, the multi-bit DAC is constructed from K separate multi-element sub-DACs, where K and the number of elements in each sub-DAC are each preferably greater than two. A received digital input code is split into a set of K sub-codes corresponding to the digital input code. The set of K sub-codes can have one of at least N different sub-code orders that specify an order of each of the K sub-codes with respect to one another, where N>2. A sum of the K sub-codes equals the digital input code. One of the at least N different sub-code orders is selected using a shuffling algorithm. Then, each sub-code in the set of K sub-codes is output in accordance with the selected sub-code order.Type: GrantFiled: April 8, 2003Date of Patent: August 3, 2004Assignee: Broadcom CorporationInventors: Todd L. Brooks, David S. P. Ho, Kevin L. Miller, Eric Fogleman
-
Publication number: 20040021596Abstract: Methods and apparatuses for spectrally shaping mismatch errors in a multi-bit digital to analog converter (DAC). In an embodiment, the multi-bit DAC is constructed from K separate multi-element sub-DACs, where K and the number of elements in each sub-DAC are each preferably greater than two. A received digital input code is split into a set of K sub-codes corresponding to the digital input code. The set of K sub-codes can have one of at least N different sub-code orders that specify an order of each of the K sub-codes with respect to one another, where N>2. A sum of the K sub-codes equals the digital input code. One of the at least N different sub-code orders is selected using a shuffling algorithm. Then, each sub-code in the set of K sub-codes is output in accordance with the selected sub-code order.Type: ApplicationFiled: April 8, 2003Publication date: February 5, 2004Applicant: Broadcom CorporationInventors: Todd L. Brooks, David S.P Ho, Kevin L. Miller, Eric Fogleman
-
Patent number: 6628218Abstract: Methods and apparatuses for spectrally shaping mismatch errors in a multi-bit digital to analog converter (DAC). In an embodiment, the multi-bit DAC is constructed from K separate multi-element sub-DACs, where K and the number of elements in each sub-DAC are each preferably greater than two. A received digital input code is split into a set of K sub-codes corresponding to the digital input code. The set of K sub-codes can have one of at least N different sub-code orders that specify an order of each of the K sub-codes with respect to one another, where N>2. A sum of the K sub-codes equals the digital input code. One of the at least N different sub-code orders is selected using a shuffling algorithm. Then, each sub-code in the set of K sub-codes is output in accordance with the selected sub-code order.Type: GrantFiled: September 12, 2001Date of Patent: September 30, 2003Assignee: Broadcom CorporationInventors: Todd L. Brooks, David S. P. Ho, Kevin L. Miller, Eric Fogleman
-
Patent number: 6577261Abstract: Methods and apparatuses for spectrally shaping mismatch errors in a multi-bit digital to analog converter (DAC). In an embodiment, a range signal is produced based on the digital input code. The range signal specifies which one of a plurality of ranges the digital input code is within. A density code is also produced, preferably, using a shuffling algorithm. The density code specifies a level within the range expressed by the range signal. The range signal and the density code are then combined to produce a plurality of sub-codes, a sum of the plurality of sub-codes equaling the digital input code.Type: GrantFiled: September 12, 2001Date of Patent: June 10, 2003Assignee: Broadcom CorporationInventors: Todd L. Brooks, David S. P. Ho, Kevin L. Miller, Eric Fogleman