Patents by Inventor Eric Kushnick
Eric Kushnick has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10652131Abstract: A programmable logic device, such as a field programmable gate array (FPGA), is disclosed that allows for both high speed and low speed signal processing using the existing high speed transceiver. The programmable logic of the device may be programmed to include a sampling logic block that determines the low speed bit patterns from a device under test (DUT). The logic may further include a bit replication logic block that replicates bits such that the output of the device's high speed transceiver looks like a low speed signal to the DUT. The device, therefore, can communicate with the DUT at both the high and low speeds without the need for intermediate hardware.Type: GrantFiled: August 13, 2014Date of Patent: May 12, 2020Assignee: ADVANTEST CORPORATIONInventors: Michael Jones, Alan S. Krech, Eric Kushnick
-
Patent number: 10162007Abstract: Automated test equipment (ATE) capable of performing a test of semiconductor devices is presented. The ATE comprises a computer system comprising a system controller communicatively coupled to a tester processor. The system controller is operable to transmit instructions to the processor and the processor is operable to generate commands and data from the instructions for coordinating testing of a plurality of devices under test (DUTs). The ATE further comprises a plurality of FPGA components communicatively coupled to the processor via a bus. Each of the FPGA components comprises at least one hardware accelerator circuit operable to internally generate commands and data transparently from the processor for testing one of the DUTs. Additionally, the tester processor is configured to operate in one of several functional modes, wherein the functional modes are configured to allocate functionality for generating commands and data between the processor and the FPGA components.Type: GrantFiled: February 21, 2013Date of Patent: December 25, 2018Assignee: ADVANTEST CORPORATIONInventors: Gerald Chan, Eric Kushnick, Mei-Mei Su, Andrew Steele Niemic
-
Patent number: 10161962Abstract: In an embodiment, a universal test cell includes a plurality of test slots configured to receive a plurality of universal test containers each including similar dimensions. Each universal test container is configured to enclose each of a plurality of different devices to test. Each universal test container includes an external electrical interface configured to couple to each of the plurality of different devices to test. The universal test cell is configured to test the plurality of different devices while each is located within a universal test container of the plurality of universal test containers. The universal test cell includes a plurality of universal electrical interfaces that are each configured to couple with the external electrical interface of each universal test container.Type: GrantFiled: October 15, 2014Date of Patent: December 25, 2018Assignee: Advantest CorporationInventors: Ben Rogel-Favila, Roland Wolff, Eric Kushnick, James Fishman
-
Patent number: 9995767Abstract: In one embodiment, a universal test container can include a universal external electrical interface configured to couple to each of a plurality of different devices to test. In addition, the universal test container is configured to enclose each of the plurality of different devices to test.Type: GrantFiled: October 15, 2014Date of Patent: June 12, 2018Assignee: ADVANTEST CORPORATIONInventors: Ben Rogel-Favila, Roland Wolff, Eric Kushnick, James Fishman
-
Patent number: 9933454Abstract: In an embodiment, a universal test floor system includes a first robot that is configured to pack a plurality of universal test containers each including similar dimensions into a universal bin. Each universal test container is configured to enclose each of a plurality of different devices to test. The universal test floor system includes a universal conveyor configured to transport the universal bin. The first robot is configured to put the universal bin onto the universal conveyor and a second robot is configured to remove it. A universal test cell system is configured to receive the universal bin. The universal test cell system includes a plurality of test slots configured to receive a plurality of universal test containers. The universal test cell system is configured to test the plurality of different devices while each is located within one of the plurality of universal test containers.Type: GrantFiled: October 15, 2014Date of Patent: April 3, 2018Assignee: ADVANTEST CORPORATIONInventors: Ben Rogel-Favila, Roland Wolff, Eric Kushnick, James Fishman, Mei-Mei Su
-
Patent number: 9310427Abstract: A tester system is disclosed. The tester system comprises a tester module operable to generate test signals for testing a plurality of DUTs. It also comprises a plurality of cables operable to communicatively couple the tester module with a tray comprising the plurality of DUTs through a thermal chamber wall interface. Further, it comprises a plurality of connectors in contact with the tray, wherein the plurality of connectors is operable to provide an interface between the plurality of cables and conductive traces on the tray, and further wherein each of the plurality of connectors is operable to pass a respective subset of the test signals to each DUT on the tray via the conductive traces.Type: GrantFiled: July 24, 2013Date of Patent: April 12, 2016Assignee: ADVANTEST CORPORATIONInventors: Eric Kushnick, Mei-Mei Su, Roland Wolff
-
Publication number: 20160036684Abstract: A programmable logic device, such as a field programmable gate array (FPGA), is disclosed that allows for both high speed and low speed signal processing using the existing high speed transceiver. The programmable logic of the device may be programmed to include a sampling logic block that determines the low speed bit patterns from a device under test (DUT). The logic may further include a bit replication logic block that replicates bits such that the output of the device's high speed transceiver looks like a low speed signal to the DUT. The device, therefore, can communicate with the DUT at both the high and low speeds without the need for intermediate hardware.Type: ApplicationFiled: August 13, 2014Publication date: February 4, 2016Applicant: ADVANTEST CORPORATIONInventors: Michael Jones, Alan S. Krech, Eric Kushnick
-
Publication number: 20150355230Abstract: In one embodiment, a universal test container can include a universal external electrical interface configured to couple to each of a plurality of different devices to test. In addition, the universal test container is configured to enclose each of the plurality of different devices to test.Type: ApplicationFiled: October 15, 2014Publication date: December 10, 2015Inventors: Ben ROGEL-FAVILA, Roland WOLFF, Eric KUSHNICK, James FISHMAN
-
Publication number: 20150355229Abstract: In an embodiment, a universal test floor system includes a first robot that is configured to pack a plurality of universal test containers each including similar dimensions into a universal bin. Each universal test container is configured to enclose each of a plurality of different devices to test. The universal test floor system includes a universal conveyor configured to transport the universal bin. The first robot is configured to put the universal bin onto the universal conveyor and a second robot is configured to remove it. A universal test cell system is configured to receive the universal bin. The universal test cell system includes a plurality of test slots configured to receive a plurality of universal test containers. The universal test cell system is configured to test the plurality of different devices while each is located within one of the plurality of universal test containers.Type: ApplicationFiled: October 15, 2014Publication date: December 10, 2015Inventors: Ben ROGEL-FAVILA, Roland WOLFF, Eric KUSHNICK, James FISHMAN, Mei-Mei SU
-
Publication number: 20150355231Abstract: In an embodiment, a universal test cell includes a plurality of test slots configured to receive a plurality of universal test containers each including similar dimensions. Each universal test container is configured to enclose each of a plurality of different devices to test. Each universal test container includes an external electrical interface configured to couple to each of the plurality of different devices to test. The universal test cell is configured to test the plurality of different devices while each is located within a universal test container of the plurality of universal test containers. The universal test cell includes a plurality of universal electrical interfaces that are each configured to couple with the external electrical interface of each universal test container.Type: ApplicationFiled: October 15, 2014Publication date: December 10, 2015Inventors: Ben ROGEL-FAVILA, Roland WOLFF, Eric KUSHNICK, James FISHMAN
-
Publication number: 20150028908Abstract: A tester system is disclosed. The tester system comprises a tester module operable to generate test signals for testing a plurality of DUTs. It also comprises a plurality of cables operable to communicatively couple the tester module with a tray comprising the plurality of DUTs through a thermal chamber wall interface. Further, it comprises a plurality of connectors in contact with the tray, wherein the plurality of connectors is operable to provide an interface between the plurality of cables and conductive traces on the tray, and further wherein each of the plurality of connectors is operable to pass a respective subset of the test signals to each DUT on the tray via the conductive traces.Type: ApplicationFiled: July 24, 2013Publication date: January 29, 2015Applicant: Advantest CorporationInventors: Eric KUSHNICK, Mei-Mei SU, Roland WOLFF
-
Patent number: 8312327Abstract: There is provided a correcting apparatus for correcting a PDF obtained from a measurement result of measuring a characteristic of a measurement target at strobe timings including errors with respect to ideal timings at predetermined intervals, the correcting apparatus including: an interpolation section that is supplied with a CDF of the measurement result, interpolates a value between each strobe timing of the CDF, calculates a value of the CDF at each of the ideal timings, and calculates a corrected CDF at the ideal timings; and a corrected function generating section that generates a corrected PDF in which the errors of the strobe timings for the PDF have been corrected, based on the corrected CDF calculated by the interpolation section.Type: GrantFiled: April 24, 2009Date of Patent: November 13, 2012Assignee: Advantest CorporationInventors: Harry Hou, Eric Kushnick, Takahiro Yamaguchi, Masahiro Ishida
-
Publication number: 20100275072Abstract: There is provided a correcting apparatus for correcting a PDF obtained from a measurement result of measuring a characteristic of a measurement target at strobe timings including errors with respect to ideal timings at predetermined intervals, the correcting apparatus including: an interpolation section that is supplied with a CDF of the measurement result, interpolates a value between each strobe timing of the CDF, calculates a value of the CDF at each of the ideal timings, and calculates a corrected CDF at the ideal timings; and a corrected function generating section that generates a corrected PDF in which the errors of the strobe timings for the PDF have been corrected, based on the corrected CDF calculated by the interpolation section.Type: ApplicationFiled: April 24, 2009Publication date: October 28, 2010Applicant: ADVANTEST CORPORATIONInventors: HARRY HOU, ERIC KUSHNICK, TAKAHIRO YAMAGUCHI, MASAHIRO ISHIDA
-
Publication number: 20050261856Abstract: A carrier module that is able to adapt non-standard instrument cards to the architecture of a test system is disclosed. Instrument cards based on non-standard architectures may be combined on a single carrier module. The carrier module is then plugged into the test head of the test system. The carrier module provides circuitry, contained on a plug-in sub-module called an Application Interface Adapter (AIA), to interface between the instrument cards and the test head interface connector. Additionally, the AIA may also provide access from the instrument cards to ATE system calibration circuitry. The carrier module uses the standard data bus of the test system for housekeeping and control functions. A second bus provides the bus for the non-standard instrument cards. Software drivers provided with the instrument cards are encapsulated with an appropriate wrapper so that the cards run seamlessly in the software environment of the test system.Type: ApplicationFiled: August 6, 2004Publication date: November 24, 2005Applicant: ADVANTEST CORPORATIONInventors: Eric Kushnick, Yasuo Furukawa, Lawrence Kraus, James Getchell
-
Publication number: 20050248374Abstract: The present invention is directed to the use of a DDS to generate a high purity reference signal with high frequency resolution by switching a frequency tuning word (FTW) between particular values for particular time durations to produce two or more closely spaced frequencies that appear at the DDS output as a single frequency. Given a DDS switching between F1 and F2 such that F1 is present for time T1 and F2 is present for time T2, with the total period of the repeating pattern being T=T1+T2, in order for the output of the DDS to produce a single high-purity frequency that is the time-weighted average of the alternating frequencies, the condition |F1?F2|<<?/T must be satisfied. The time-weighted average frequency Favg=(T1·F1+T2·F2)/(T+T2). By an appropriate choice of T1 and T2, Favg can be set to any frequency between these two frequencies.Type: ApplicationFiled: May 10, 2004Publication date: November 10, 2005Applicant: ADVANTES CORPORATIONInventor: Eric Kushnick
-
Publication number: 20050114550Abstract: A method and apparatus for synchronizing digital and analog/mixed signal modules in a test site of an open architecture test system is disclosed. Event triggers from digital modules are routed to an ASYNC module, which selectively distributes them to analog/mixed signal modules. When an event occurs, the trigger may activate an analog/mixed signal module to perform a certain operation. The ASYNC module may also receive triggers from the analog/mixed signal modules and selectively distribute them back to the digital modules or analog/mixed signal modules. The digital modules can be programmed to wait for an analog/mixed signal module to complete an operation, as indicated by a trigger received from that analog/mixed signal module, before continuing. Because embodiments of the present invention enable synchronization of digital and analog/mixed signal modules under pattern control, synchronization can be very precise and repeatable as compared to synchronization from a site controller.Type: ApplicationFiled: February 13, 2004Publication date: May 26, 2005Applicant: ADVANTEST CORPORATIONInventor: Eric Kushnick