Patents by Inventor Erick M. Hirata

Erick M. Hirata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8179173
    Abstract: An electronic circuit for distributing a clock signal to several clock destinations includes phase adjustment circuits for adjusting phase shifts of the clock at the respective one of the clock destinations responsive to a respective DC voltage feedback signal receive from the respective one of the clock destinations; phase detectors for detecting a phase shift of the clock signal at the respective one of the clock destinations according to a nearest neighbor clock destination; loop filters for generating and transmitting respective DC voltage feedback signals; current sources, each configured to receive the respective DC voltage feedback signal and output a respective current to a respective one of the phase adjustment circuits according to said respective DC voltage feedback signals to adjust the phase shift of the clock signal for the respective one of the clock destinations.
    Type: Grant
    Filed: March 12, 2010
    Date of Patent: May 15, 2012
    Assignee: Raytheon Company
    Inventors: Erick M. Hirata, Lloyd F. Linder
  • Publication number: 20110221486
    Abstract: An electronic circuit for distributing a clock signal to a plurality of clock destinations includes phase adjustment circuits for adjusting phase shifts of the clock at the respective one of the clock destinations responsive to a respective DC voltage feedback signal receive from the respective one of the clock destinations; phase detectors for detecting a phase shift of the clock signal at the respective one of the clock destinations according to a nearest neighbor clock destination; and loop filters for generating and transmitting respective DC voltage feedback signals. The circuit further includes current sources, each configured to receive the respective DC voltage feedback signal and output a respective current to a respective one of the phase adjustment circuits according to said respective DC voltage feedback signals to adjust the phase shift of the clock signal for the respective one of the clock destinations.
    Type: Application
    Filed: March 12, 2010
    Publication date: September 15, 2011
    Inventors: Erick M. Hirata, Lloyd F. Linder
  • Patent number: 7154421
    Abstract: A trimmable comparator. The novel comparator includes a first circuit for comparing first and second input signals and in accordance therewith generating first and second output signals, and a second circuit for adding an adjustable current to the first output signal such that the comparator is in a transition state when the first and/or second input signals are at desired levels. The comparator may also include a third circuit for adding an adjustable current to the second output signal. In the illustrative embodiments, the second and third circuits are implemented using adjustable current sources with trimmable resistors, or using digital to analog converters. The novel comparators may be used in an analog to digital converter to allow the converter thresholds to be adjusted to desired levels.
    Type: Grant
    Filed: July 12, 2004
    Date of Patent: December 26, 2006
    Assignee: TelASIC Communications, Inc.
    Inventors: Don C. Devendorf, Erick M. Hirata, Lloyd F. Linder
  • Patent number: 7098700
    Abstract: An output driver. The novel output driver includes a first circuit for receiving an input signal and in accordance therewith generating an output signal at an output node, a second circuit for applying a variable current to the output node, and a third circuit for controlling the magnitude of the variable current in accordance with the input signal. In an illustrative embodiment, the third circuit is adapted to generate a controlling current in accordance with the input signal, and the second circuit includes a current mirror adapted to receive the controlling current and output a scaled version of the controlling current to the output node.
    Type: Grant
    Filed: July 8, 2004
    Date of Patent: August 29, 2006
    Assignee: TelASIC Communications, Inc.
    Inventors: Nanci Martinez, Seth L. Everton, Erick M. Hirata, Lloyd F. Linder
  • Patent number: 7095347
    Abstract: A digitally trimmed current source. The novel current source includes a first circuit for generating a current in response to an applied voltage and a resistance variable in response to a control signal, and a second circuit for supplying the control signal. The first circuit includes a resistive network comprised of a plurality of resistors; a plurality of switches, each switch coupled to one of the resistors and adapted to selectively switch the resistor in and out of the resistive network in response to the control signal; and a transistor adapted to apply a voltage across the resistive network to generate a current.
    Type: Grant
    Filed: November 17, 2003
    Date of Patent: August 22, 2006
    Assignee: TelASIC Communication, Inc.
    Inventors: Erick M. Hirata, Roger N. Kosaka, Christopher B. Langit, Lloyd F. Linder
  • Patent number: 6975189
    Abstract: Multi-layer metal-shielded monolithic transmission lines are formed in side-by-side arrangement by depositing parallel planar thin film, conductive layers, separated by nonconductive separator layers to form a stack of alternating conductive and nonconductive layers. The conductive layers form a top and a bottom conductive plane and establish a mutually registered selected width of the stack. A center conductive layer has laterally spaced apart conductive strips separated by nonconductive spacer layers. The two laterally terminal of the conductive strips are spaced at the selected width. Each of the nonconductive separator layers provides a plurality of elongated vias between the two lateral terminals of the three conductive strips and the conductive planes.
    Type: Grant
    Filed: November 2, 2000
    Date of Patent: December 13, 2005
    Assignee: TelASIC Communications, Inc.
    Inventors: Alan E. Reamon, Lloyd F. Linder, Erick M. Hirata, Nick Elmi
  • Patent number: 6891424
    Abstract: A crosspoint switch architecture (10). The inventive architecture (10) includes a monolithic substrate (11) on which a plurality (N) of electrical inputs are provided. In addition, a plurality (M) of electrical outputs are provided on the substrate (11). A switch is disposed on the substrate (11) for selectively interconnecting the inputs to the outputs and a control circuit (16) is disposed on the substrate (11) for controlling the switch. The switch comprises M, N to 1, multiplexers (14), each multiplexer (14) being adapted to receive each of the N electrical inputs. In the illustrative embodiment, each of the N inputs to each of the multiplexers is received through a respective one of N switchable amplifiers (18). The output of each amplifier (18) is provided to a respective one of N switchable isolation buffers (19). The outputs of the buffers (19) are summed and buffered to provide the output of each multiplexer (14).
    Type: Grant
    Filed: September 29, 1999
    Date of Patent: May 10, 2005
    Assignee: TelASIC Communications, Inc.
    Inventors: Erick M. Hirata, Lloyd F. Linder
  • Patent number: 6879276
    Abstract: A DAC (10) including an operational amplifier (12) having an input terminal; a plurality of current paths coupled to the input terminal; a plurality of current sources (I1/2 -I4/2); and an arrangement (11) for switchably coupling current from at least two of the cells to a respective one of the paths in response to an input signal. In a specific embodiment, the inventive DAC (10) further includes a first resistive element (2R1-2R4) disposed in each of the current paths, a second resistive element (R1-R4) disposed between the current paths, and a feedback resistor (RF) disposed between an output terminal of the amplifier and the input terminal thereof. In the illustrative embodiment, the coupling arrangement includes a plurality of switches (SW1-SW4); each of the switches is adapted to switch half of the current from a first source and half of the current from a second source into a respective one of the paths.
    Type: Grant
    Filed: December 18, 2003
    Date of Patent: April 12, 2005
    Assignee: TelASIC Communications, Inc.
    Inventors: Don C. Devendorf, Erick M. Hirata, Lloyd F. Linder, Christopher B. Langit, Roger N. Kosaka
  • Publication number: 20040257058
    Abstract: A digitally trimmed current source. The novel current source includes a first circuit for generating a current in response to an applied voltage and a resistance variable in response to a control signal, and a second circuit for supplying the control signal. The first circuit includes a resistive network comprised of a plurality of resistors; a plurality of switches, each switch coupled to one of the resistors and adapted to selectively switch the resistor in and out of the resistive network in response to the control signal; and a transistor adapted to apply a voltage across the resistive network to generate a current.
    Type: Application
    Filed: November 17, 2003
    Publication date: December 23, 2004
    Inventors: Erick M. Hirata, Roger N. Kosaka, Christopher B. Langit, Lloyd F. Linder
  • Publication number: 20040257125
    Abstract: A current switch. The novel current switch includes a differential pair of transistors Q1 and Q2, a pair of cascode transistors QA and QB coupled to Q1 and Q2, respectively, and a circuit for maintaining QA and QB in an ‘on’ state regardless of the states of Q1 and Q2. The circuit for keeping QA and QB on includes first and second current sources adapted to supply first and second trickle currents to the emitters of QA and QB, respectively. The bases of QA and QB are connected in common to a voltage source VREF4, which, in an illustrative embodiment, is implemented using a Schottky diode for lower impedance. The circuit for driving Q1 and Q2 may also be implemented using a current switch with trickle current, cascode transistors Q14 and Q15 to further improve settling times.
    Type: Application
    Filed: October 30, 2003
    Publication date: December 23, 2004
    Inventors: William W. Cheng, Don C. Devendorf, Erick M. Hirata, Roger N. Kosaka, Christopher B. Langit, Lloyd F. Linder
  • Patent number: 6825697
    Abstract: A system and method for sampling and holding a signal. The invention includes a novel input circuit for a track and hold circuit comprising a circuit Q1 for receiving an input signal including an input node, a first output node N1, and a path connecting the input and output nodes; a current switching circuit for applying a first current to the node N1 during a first mode of operation but not during a second mode; and a current source for applying a second current to the node N1 during both of the first and second modes. The value of the first current is determined such that the total current in the path is constant during the first and second modes. In an illustrative embodiment, the first mode is a track mode and the second mode is a hold mode.
    Type: Grant
    Filed: October 20, 2003
    Date of Patent: November 30, 2004
    Assignee: Telasic Communications, Inc.
    Inventors: Lloyd F. Linder, Don C. Devendorf, Erick M. Hirata
  • Patent number: 6768442
    Abstract: An Advanced Digital Antenna Module (ADAM) for receiving and exciting electromagnetic signals. The ADAM ASIC integrates a complete receiver/exciter function on a monolithic SiGe device, enabling direct digital-to-RF (Radio Frequency) and RF-to-digital transformations. The invention includes an improved analog-to-digital converter (ADC) (10) with a novel active offset method for comparators. The novel ADC architecture (10) includes a first circuit (12, 14) for receiving an input signal; a second circuit (18) for setting a predetermined number of thresholds using a predetermined number of preamplifiers (60) with weighted unit current sources (66) in each of the preamplifier outputs; and a third circuit (20) for comparing the input to the thresholds. In the preferred embodiment, the ADC (10) includes trimmable current sources (66). The ADC (10) of the present invention also includes an improved comparator circuit (62).
    Type: Grant
    Filed: October 25, 2002
    Date of Patent: July 27, 2004
    Assignee: Raytheon Company
    Inventors: Clifford W. Meyers, Lloyd F. Linder, Kenneth A. Essenwanger, Don C. Devendorf, Erick M. Hirata, William W. Cheng
  • Patent number: 6404228
    Abstract: An apparatus for selectably converting emitter-coupled logic (ECL) and positive emitter-coupled logic (PECL) signals to negative complimentary metal oxide semiconductor (NCMOS) signals is disclosed. The apparatus uses an input level shifter, a secondary level shifter, and an output buffer to convert the ECL and PECL differential signals to single-ended signals. The apparatus also includes a disable output function for disabling the output of the output buffer. The apparatus may be integrated multiple times on a substrate containing NCMOS circuitry, thereby allowing the NCMOS circuitry to be driven by differential signals. Alternatively, the present invention may be integrated multiple times onto a single substrate to create a dedicated universal translator.
    Type: Grant
    Filed: January 9, 1998
    Date of Patent: June 11, 2002
    Inventors: Ralph T. Luna, Lloyd F. Linder, Erick M. Hirata
  • Patent number: 6118811
    Abstract: A transceiver has a digital signal processor which can insert calibration signals of known level and frequency into transmitters for calibration and correction of transmitter parameters. An output of the calibrated and corrected transmitter is subsequently coupled into a calibration mixer along with a mixing signal (e.g., from a local oscillator generator. The outputs of the calibration mixer have known levels and frequencies and are inserted into receivers for calibration and correction of receiver parameters.
    Type: Grant
    Filed: July 31, 1997
    Date of Patent: September 12, 2000
    Assignee: Raytheon Company
    Inventors: Robert T. Narumi, Lloyd F. Linder, Erick M. Hirata, Don C. Devendorf, Matthew S. Gorder, Phung N. Phan, Ricky Y. Chen
  • Patent number: 5990815
    Abstract: A dither circuit is monolitically integrated with a subranging ADC to add a dither signal at the input of the ADC's fine quantizer element to randomize its nonlinear quantization level errors. Because the subranging ADC has at least one overlap bit, the amplitude of the dither signal can range up to at least 2.sup.M-1 LSBs of the fine quantizer without saturating it. The digital equivalent of the dither signal is subtracted at the output of the fine quantizer to maintain the ADC's overall SNR. The randomization of only the fine quantizer element avoids gaining up the nonlinear errors associated with the dither signal itself thereby improving the overall SNR. This approach optimizes performance for small input signals while sacrificing flexibility to correct other sources of error.
    Type: Grant
    Filed: September 30, 1997
    Date of Patent: November 23, 1999
    Assignee: Raytheon Company
    Inventors: Lloyd F. Linder, Erick M. Hirata, Benjamin Felder, William W. Cheng, Robert Tso
  • Patent number: 5973631
    Abstract: In a subranging ADC, the unary DAC is trimmed by walking through its transfer function while toggling an offset cell at the input to the coarse quantizer and a reference cell in the DAC such that the reference cell is substituted for the cell under test on alternating cycles to provide the last lsb of the reconstructed signal. A test circuit measures the voltage at the output of the summing amplifier for both conditions and generates an error voltage in which the common mode terms have been rejected. The cell under test is then laser trimmed to reduce the error voltage until the cell's DNL error is within an error bound of a tolerance. In one embodiment, the tolerance is dithered to improve spur free dynamic range.
    Type: Grant
    Filed: January 20, 1998
    Date of Patent: October 26, 1999
    Assignee: Raytheon Company
    Inventors: Donald G. McMullen, Erick M. Hirata, Lloyd F. Linder, Adam Wu
  • Patent number: 5859569
    Abstract: A current steering circuit diverts bias current from a differential current summing amplifier's front end when the differential input exceeds a safe threshold level, thus preventing the amplifier's output stage from being overdriven. Diverting the front end's bias currents also turns off transistors within the amplifier's front end and thus protects the front end from damage which may otherwise result from excessive input signals.
    Type: Grant
    Filed: April 14, 1997
    Date of Patent: January 12, 1999
    Assignee: Raytheon Company
    Inventors: Hieu M. Le, Lloyd F. Linder, Erick M. Hirata, Benjamin Felder, Roger N. Kosaka, Donald G. McMullin, Kelvin T. Tran
  • Patent number: 5859559
    Abstract: Mixer structures are described which include a current mirror for insertion of trickle currents to an input differential amplifier and an output interface for coupling an output differential amplifier to an output port. The current mirror trickle currents improve the mixer's conversion gain and third-order intercept point and the current mirror introduces them without introducing spurious signals. The output interface couples mixer currents to the output port while isolating the output port from power-supply spurious signals.
    Type: Grant
    Filed: July 31, 1997
    Date of Patent: January 12, 1999
    Assignee: Raytheon Company
    Inventors: Bo S. Hong, Lloyd F. Linder, Erick M. Hirata, Don C. Devendorf
  • Patent number: 5859568
    Abstract: An amplifier includes an amplifying circuit and bias current circuit. The bias current circuit includes a beta matching circuit which employs a temperature compensated current reference to develop a bias current for the amplifying circuit. The beta matching circuit is connected to track the current gains of transistors within the amplifying circuit and to thereby provide a temperature compensated bias current to the amplifying circuit. The bias current maintains a fixed bias point regardless of temperature-induced, or other, variations of the current gains of the amplifying circuit's transistors.
    Type: Grant
    Filed: April 11, 1997
    Date of Patent: January 12, 1999
    Assignee: Raytheon Company
    Inventors: Hieu M. Le, Lloyd F. Linder, Erick M. Hirata, Don C. Devendorf
  • Patent number: 5428305
    Abstract: Switching between two logic circuits that produce outputs at different respective logic levels is accomplished by means of a common input differential switch that has a branch in each logic circuit. A common current source supplies current to the branches within each logic circuit. The current source remains on regardless of which logic level is selected, thereby enhancing switching speed. The logic circuits produce logic outputs at a common output differential switch, which in turn provides a selected output to a single output terminal. The logic circuits are configured so that the output from the circuit corresponding to the selected logic level dominates the output from the other logic circuit at the output differential switch.
    Type: Grant
    Filed: September 30, 1993
    Date of Patent: June 27, 1995
    Assignee: Hughes Aircraft Company
    Inventors: Puck Wong, Lloyd F. Linder, Erick M. Hirata