Patents by Inventor Erik H. Volkerink
Erik H. Volkerink has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9429623Abstract: A system for use in automated test equipment. In one embodiment, the system includes a configurable integrated circuit (IC) programmed to provide test patterns and an interface to at least one device under test (DUT). The system also includes a connection to the at least one DUT, wherein the connection is coupled directly between the configurable IC and the at least one DUT.Type: GrantFiled: May 27, 2011Date of Patent: August 30, 2016Assignee: ADVANTEST CORPORATIONInventors: W Scott Villareal Filler, Ahmed S. Tantawy, Erik H. Volkerink
-
Publication number: 20140189430Abstract: In one embodiment, a semiconductor test control system includes a computer system having a plurality of hardware resources; a hypervisor installed on the computer system; and a test floor controller installed on the computer system. The hypervisor virtualizes the hardware resources and provides each of at least one virtual appliance with access to a respective virtual set of the hardware resources. Each virtual set of the hardware resources places its respective virtual appliance in controlling communication with at least a first aspect of a semiconductor test system, thereby enabling the respective virtual appliance to test a respective type of semiconductor device. The test floor controller is in controlling communication with i) at least a second aspect of the semiconductor test system, and ii) each of the at least one virtual appliance.Type: ApplicationFiled: September 7, 2010Publication date: July 3, 2014Applicant: VERIGY (SINGAPORE) PTE. LTD.Inventors: Klaus-Dieter Hilliges, Jia-Wei Lin, Duncan Gurley, Jimmy Xiaomin Jin, Erik H. Volkerink
-
Publication number: 20130138383Abstract: A system for use in automated test equipment. In one embodiment, the system includes a configurable integrated circuit (IC) programmed to provide test patterns and an interface to at least one device under test (DUT). The system also includes a connection to the at least one DUT, wherein the connection is coupled directly between the configurable IC and the at least one DUT.Type: ApplicationFiled: May 27, 2011Publication date: May 30, 2013Applicant: ADVANTEST (SINGAPORE) PTE LTDInventors: W Scott Villareal Filler, Ahmed S. Tantawy, Erik H. Volkerink
-
Patent number: 8347156Abstract: A test system for performing tests on devices under test (DUTs) includes a storage device storing test data for performing the tests on the DUTs, a shared processor for generating the test data, storing the test data in the storage device and generating a test control signal including one or more test instructions for executing the tests, and, for each DUT, a dedicated processor configured to receive a test control signal from the shared processor, and in response to the test control signal, transfer the test data for one of the test instructions to the DUT to execute that test instruction and verify the completion of that test instruction.Type: GrantFiled: June 22, 2010Date of Patent: January 1, 2013Assignee: Advantest (Singapore) PTE LTDInventors: Erik H. Volkerink, Edmundo De La Puente
-
Patent number: 8320235Abstract: A self-repair system provides resource failure tolerance using an interconnection network that provides interconnection information identifying connections between system resources, redundant resources and ports that are connectable to consumers of the system resources. A controller identifies both defective system resources and the affected sinks connected to the defective system resources from the interconnection network. The controller further identifies compatible resources from the system resources and redundant resources that are capable of replacing the defective system resources for each of the affected sinks from the interconnection network. The controller determines a respective cost associated with each of the compatible resources, and in response to the determined costs, selects at least one of the compatible resources as a replacement resource for each of the defective system resources.Type: GrantFiled: February 17, 2006Date of Patent: November 27, 2012Assignee: Advantest (Singapore) Pte LtdInventors: Erik H. Volkerink, Alan Hart
-
Publication number: 20110145645Abstract: A test system for performing tests on devices under test (DUTs) includes a storage device storing test data for performing the tests on the DUTs, a shared processor for generating the test data, storing the test data in the storage device and generating a test control signal including one or more test instructions for executing the tests, and, for each DUT, a dedicated processor configured to receive a test control signal from the shared processor, and in response to the test control signal, transfer the test data for one of the test instructions to the DUT to execute that test instruction and verify the completion of that test instruction.Type: ApplicationFiled: June 22, 2010Publication date: June 16, 2011Applicant: Verigy (Singapore) Pte. Ltd.Inventors: Erik H. Volkerink, Edmundo De La Puente
-
Patent number: 7743304Abstract: A test system for performing tests on devices under test (DUTs) includes a storage device storing test data for performing the tests on the DUTs, a shared processor for generating the test data, storing the test data in the storage device and generating a test control signal including one or more test instructions for executing the tests, and, for each DUT, a dedicated processor configured to receive a test control signal from the shared processor, and in response to the test control signal, transfer the test data for one of the test instructions to the DUT to execute that test instruction and verify the completion of that test instruction.Type: GrantFiled: February 17, 2006Date of Patent: June 22, 2010Assignee: Verigy (Singapore) Pte. Ltd.Inventors: Erik H. Volkerink, Edmundo De La Puente
-
Patent number: 7412639Abstract: A system and method in which a plurality of dice on a semiconductor wafer are interconnected to enable efficient testing thereof. In certain embodiments a plurality of dice are interconnected in a manner that enables test data to be communicated from a tester system to a plurality of dice for concurrent testing of such plurality of dice. Depending on the amount of interconnection, all or a portion of each of the plurality of dice may be tested concurrently. In certain embodiments, a plurality of dice are interconnected in a manner that enables test data to be communicated from one die to at least one other die. In certain embodiments, a plurality of dice are interconnected in a manner that enables such dice to be tested concurrently while maintaining a repeatable pattern at the reticle level for fabricating such dice.Type: GrantFiled: May 24, 2002Date of Patent: August 12, 2008Assignee: Verigy (Singapore) Pte. Ltd.Inventors: Erik H. Volkerink, Ajay Koche
-
Patent number: 7386777Abstract: Representative embodiments are generally directed to storing compressed test pattern data on an automated test equipment (ATE) device. In one embodiment, the test pattern data is compressed according to a linear feedback shift register (LFSR). The LFSR may possess a low probability of occurrence of linear dependencies associated with compression of stimulus patterns to enable relatively highly compacted patterns to be compressed. Additionally or alternatively, repeat-filled test pattern data is run length encoded using variable length code words to facilitate parallel decompression within the ATE device.Type: GrantFiled: April 5, 2004Date of Patent: June 10, 2008Assignee: Verigy (Singapore) Pte. Ltd.Inventors: Erik H. Volkerink, Klaus-Dieter Hilliges
-
Patent number: 7279919Abstract: Systems and methods of allocating device testing resources are described. In one aspect, a system for allocating m resources for testing devices to n sites of a probe card configured to electrically connect to respective test site locations on a substrate, where m and n are integers and m<n, is described. The system includes a configurable interconnection network that includes a plurality of connections between resources and the probe card sites. The connections enable each test site location to be connected to at least one of the resources over a minimum number of touchdowns of the probe card onto the test sites. Each of the resources is connectable to at most a number of the probe card sites equal to the minimum number of touchdowns. A method of allocating m resources for testing devices to n sites of a probe card configured to electrically connect to respective test site locations on a substrate, where m and n are integers and m<n, also is described.Type: GrantFiled: January 14, 2005Date of Patent: October 9, 2007Assignee: Verigy (Singapore) Pte. Ltd.Inventors: Erik H. Volkerink, Klaus Dieter Hilliges, Edmundo De La Puente
-
Patent number: 7131046Abstract: A system and method that enables testing of circuitry using an externally generated signature. An external tester is arranged external to a device under test (DUT). Such external tester is operable to input test data to the DUT, receive output data from the DUT, and generate a signature for at least a portion of such received output data. The external tester compares the generated signature with an expected signature to determine whether the DUT is functioning as expected. If the generated signature fails to match an expected signature, then error data can be written to an error map log. Preferably, further interaction with the DUT is not required after detecting that a generated signature fails to match an expected signature in order to perform such error evaluation. Thus, error evaluation can be performed concurrently with testing of the DUT. Mask data may be stored in a compressed form, and decompressed and used for masking certain non-deterministic output bits in generating the signature.Type: GrantFiled: December 3, 2002Date of Patent: October 31, 2006Assignee: Verigy IPcoInventors: Erik H. Volkerink, Ajay Khoche, Klaus D. Hilliges
-
Publication number: 20040107395Abstract: A system and method enable testing of circuitry using an externally generated signature. An external tester is arranged external to a device under test (DUT). Such external tester is operable to input test data to the DUT, receive output data from the DUT, and generate a signature for at least a portion of such received output data. The external tester compares the generated signature with an expected signature to determine whether the DUT is functioning as expected. If the generated signature fails to match an expected signature, then error data can be written to an error map log. Preferably, further interaction with the DUT is not required after detecting that a generated signature fails to match an expected signature in order to perform such error evaluation. Thus, error evaluation can be performed concurrently with testing of the DUT. Mask data may be stored in a compressed form, and decompressed and used for masking certain non-deterministic output bits in generating the signature.Type: ApplicationFiled: December 3, 2002Publication date: June 3, 2004Inventors: Erik H. Volkerink, Ajay Khoche, Klaus D. Hilliges
-
Publication number: 20030221152Abstract: A system and method are disclosed in which a plurality of dice on a semiconductor wafer are interconnected to enable efficient testing thereof. In certain embodiments a plurality of dice are interconnected in a manner that enables test data to be communicated from a tester system to a plurality of dice for concurrent testing of such plurality of dice. Depending on the amount of interconnection, all or a portion of each of the plurality of dice may be tested concurrently. In certain embodiments, a plurality of dice are interconnected in a manner that enables test data to be communicated from one die to at least one other die. In certain embodiments, a plurality of dice are interconnected in a manner that enables such dice to be tested concurrently while maintaining a repeatable pattern at the reticle level for fabricating such dice.Type: ApplicationFiled: May 24, 2002Publication date: November 27, 2003Inventors: Erik H. Volkerink, Ajay Khoche