Patents by Inventor Erika KODAMA
Erika KODAMA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11925024Abstract: According to one embodiment, a semiconductor memory device includes a substrate having a first region and a second region arranged in a first direction. The first region includes word line layers and interlayer insulating layers laminated in a second direction, a first semiconductor layer opposed to the word line layers, and an electric charge accumulating film disposed between them. The second region includes a part of the word line layers and the interlayer insulating layers, first insulating layers and a part of the interlayer insulating layers that separate from the word line layers, a contact that has an outer peripheral surface connected to the first insulating layers, and a second insulating layer disposed between the word line layers and the first insulating layers. The first insulating layers have side surfaces connected to the word line layers and side surfaces connected to the second insulating layer.Type: GrantFiled: July 27, 2022Date of Patent: March 5, 2024Assignee: KIOXIA CORPORATIONInventors: Yoshitaka Kubota, Erika Kodama
-
Publication number: 20220375961Abstract: According to one embodiment, a semiconductor memory device includes a substrate having a first region and a second region arranged in a first direction. The first region includes word line layers and interlayer insulating layers laminated in a second direction, a first semiconductor layer opposed to the word line layers, and an electric charge accumulating film disposed between them. The second region includes a part of the word line layers and the interlayer insulating layers, first insulating layers and a part of the interlayer insulating layers that separate from the word line layers, a contact that has an outer peripheral surface connected to the first insulating layers, and a second insulating layer disposed between the word line layers and the first insulating layers. The first insulating layers have side surfaces connected to the word line layers and side surfaces connected to the second insulating layer.Type: ApplicationFiled: July 27, 2022Publication date: November 24, 2022Applicant: KIOXIA CORPORATIONInventors: Yoshitaka KUBOTA, Erika KODAMA
-
Patent number: 11450683Abstract: According to one embodiment, a semiconductor memory device includes a substrate having a first region and a second region arranged in a first direction. The first region includes word line layers and interlayer insulating layers laminated in a second direction, a first semiconductor layer opposed to the word line layers, and an electric charge accumulating film disposed between them. The second region includes a part of the word line layers and the interlayer insulating layers, first insulating layers and a part of the interlayer insulating layers that separate from the word line layers, a contact that has an outer peripheral surface connected to the first insulating layers, and a second insulating layer disposed between the word line layers and the first insulating layers. The first insulating layers have side surfaces connected to the word line layers and side surfaces connected to the second insulating layer.Type: GrantFiled: March 4, 2020Date of Patent: September 20, 2022Assignee: KIOXIA CORPORATIONInventors: Yoshitaka Kubota, Erika Kodama
-
Publication number: 20210082948Abstract: According to one embodiment, a semiconductor memory device includes a substrate having a first region and a second region arranged in a first direction. The first region includes word line layers and interlayer insulating layers laminated in a second direction, a first semiconductor layer opposed to the word line layers, and an electric charge accumulating film disposed between them. The second region includes a part of the word line layers and the interlayer insulating layers, first insulating layers and a part of the interlayer insulating layers that separate from the word line layers, a contact that has an outer peripheral surface connected to the first insulating layers, and a second insulating layer disposed between the word line layers and the first insulating layers. The first insulating layers have side surfaces connected to the word line layers and side surfaces connected to the second insulating layer.Type: ApplicationFiled: March 4, 2020Publication date: March 18, 2021Applicant: KIOXIA CORPORATIONInventors: Yoshitaka Kubota, Erika Kodama
-
Patent number: 10490640Abstract: According to one embodiment, a semiconductor memory device includes a plurality of electrodes, extending in a first direction and a second direction orthogonal to the first direction are stacked one over the other, and include opposed sides extending in the second direction, a plurality of protrusion portions extending from the first side of the electrodes and spaced from one another in the second direction, and an extraction portion extending from the second side of the electrode. First and second contact plugs extend in a third direction orthogonal to the first and second directions, one of each contacting one of the extraction portions, wherein the extraction portion extending from the uppermost of the electrodes is located closer to the center of the second side in the second direction, than the location of the extraction portion extending from the lowermost of the electrodes.Type: GrantFiled: December 6, 2018Date of Patent: November 26, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Erika Kodama, Nobutaka Nakamura, Tsuneo Inaba, Koichi Nakayama
-
Publication number: 20190109196Abstract: According to one embodiment, a semiconductor memory device includes a plurality of electrodes, extending in a first direction and a second direction orthogonal to the first direction are stacked one over the other, and include opposed sides extending in the second direction, a plurality of protrusion portions extending from the first side of the electrodes and spaced from one another in the second direction, and an extraction portion extending from the second side of the electrode. First and second contact plugs extend in a third direction orthogonal to the first and second directions, one of each contacting one of the extraction portions, wherein the extraction portion extending from the uppermost of the electrodes is located closer to the center of the second side in the second direction, than the location of the extraction portion extending from the lowermost of the electrodes.Type: ApplicationFiled: December 6, 2018Publication date: April 11, 2019Inventors: Takeshi SONEHARA, Erika KODAMA, Nobutaka NAKAMURA, Tsuneo INABA, Koichi NAKAYAMA
-
Patent number: 10170570Abstract: According to one embodiment, a semiconductor memory device includes a plurality of electrodes, extending in a first direction and a second direction orthogonal to the first direction are stacked one over the other, and include opposed sides extending in the second direction, a plurality of protrusion portions extending from the first side of the electrodes and spaced from one another in the second direction, and an extraction portion extending from the second side of the electrode. First and second contact plugs extend in a third direction orthogonal to the first and second directions, one of each contacting one of the extraction portions, wherein the extraction portion extending from the uppermost of the electrodes is located closer to the center of the second side in the second direction, than the location of the extraction portion extending from the lowermost of the electrodes.Type: GrantFiled: March 1, 2018Date of Patent: January 1, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Erika Kodama, Nobutaka Nakamura, Tsuneo Inaba, Koichi Nakayama
-
Publication number: 20170069372Abstract: A semiconductor memory device includes a memory cell transistor and a word line connected a gate of the memory cell transistor. A first erase voltage is applied to the memory cell transistor when an erasing operation of a first type is performed on the memory cell transistor, and a second erase voltage, lower than the first erase voltage, is applied to the memory cell transistor when an erasing operation of a second type is performed on the memory cell transistor.Type: ApplicationFiled: June 27, 2016Publication date: March 9, 2017Inventors: Erika KODAMA, Hitoshi IWAI