Patents by Inventor Erwin B. Cohen
Erwin B. Cohen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10483233Abstract: A multi-chip module, and method of fabricating the multi-chip module. The multi-chip module includes: a substrate containing multiple wiring layers, each wiring layer having first pads on a top surface of the substrate and second pads on a bottom surface of the substrate, wherein the second pads include split pad and a conventional pad; a first solder ball in direct physical contact with a contiguous bottom surface of the conventional pad and connected to a next level of packaging under the conventional pad, wherein the first solder ball has a first height; and a second solder ball in direct physical contact with first and second sections of the split pad separated by a gap, wherein the second solder ball has a second height that is sufficiently less than the first height such that the second solder ball is not connected to the next level of packaging.Type: GrantFiled: January 26, 2017Date of Patent: November 19, 2019Assignee: International Business Machines CorporationInventors: Anson J. Call, Erwin B. Cohen, Dany Minier, Wolfgang Sauter, David B. Stone, Eric W. Tremble
-
Publication number: 20170141078Abstract: A multi-chip module, and method of fabricating the multi-chip module. The multi-chip module includes: a substrate containing multiple wiring layers, each wiring layer having first pads on a top surface of the substrate and second pads on a bottom surface of the substrate, wherein the second pads include split pad and a conventional pad; a first solder ball in direct physical contact with a contiguous bottom surface of the conventional pad and connected to a next level of packaging under the conventional pad, wherein the first solder ball has a first height; and a second solder ball in direct physical contact with first and second sections of the split pad separated by a gap, wherein the second solder ball has a second height that is sufficiently less than the first height such that the second solder ball is not connected to the next level of packaging.Type: ApplicationFiled: January 26, 2017Publication date: May 18, 2017Inventors: Anson J. Call, Erwin B. Cohen, Dany Minier, Wolfgang Sauter, David B. Stone, Eric W. Tremble
-
Patent number: 9633914Abstract: A multi-chip module and method of fabricating a multi-chip module. The multi-chip module includes: a substrate having a top surface and a bottom surface and containing multiple wiring layers, first pads on the top surface of the substrate and second pads on the bottom surface of the substrate; a first active component attached to a first group of the first pads and a second active component attached to a second group of the first pads; wherein at least one pad of the second pads is a split pad having a first section and a non-contiguous second section separated by a gap, the first section connected by a first wire of the multiple wires to a pad of the first group of first pads and the second section is connected by a second wire of the multiple wires to a pad of the second group of first pads.Type: GrantFiled: September 15, 2015Date of Patent: April 25, 2017Assignee: International Business Machines CorporationInventors: Anson J. Call, Erwin B. Cohen, Dany Minier, Wolfgang Sauter, David B. Stone, Eric W. Tremble
-
Publication number: 20170077000Abstract: A multi-chip module and method of fabricating a multi-chip module. The multi-chip module includes: a substrate having a top surface and a bottom surface and containing multiple wiring layers, first pads on the top surface of the substrate and second pads on the bottom surface of the substrate; a first active component attached to a first group of the first pads and a second active component attached to a second group of the first pads; wherein at least one pad of the second pads is a split pad having a first section and a non-contiguous second section separated by a gap, the first section connected by a first wire of the multiple wires to a pad of the first group of first pads and the second section is connected by a second wire of the multiple wires to a pad of the second group of first pads.Type: ApplicationFiled: September 15, 2015Publication date: March 16, 2017Inventors: Anson J. Call, Erwin B. Cohen, Dany Minier, Wolfgang Sauter, David B. Stone, Eric W. Tremble
-
Patent number: 9059552Abstract: Aspects of the present invention relate to land grid array socket cartridge structures. In one embodiment, a land grid array (LGA) cartridge structure includes: a deformable thin film having at least one aperture configured to hold a substantially liquid metal, whereby in a compressed state of the deformable thin film, the substantially liquid metal of the deformable thin film is configured to electro-mechanically couple a carrier and a socket base. Another embodiment includes a method of forming a LGA cartridge structure. The method includes: providing a deformable thin film having a first surface and a second surface, and forming at least one aperture within the deformable thin film through the first surface and the second surface, wherein the aperture is configured to hold a substantially liquid metal.Type: GrantFiled: January 21, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Erwin B. Cohen, Mark C. H. Lamorey
-
Patent number: 8806742Abstract: An electronic package has a cover or lid mounted onto a substrate to enclose an electronic device, and a liquid thermal interface material is subsequently inserted (through dispensing, injection molding or printing through apertures in the cover or lid) between the surface of the electronic device and the cover, and cured to a solid state.Type: GrantFiled: September 2, 2009Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Erwin B Cohen, Martin P Goetz, Jennifer V Muncy
-
Publication number: 20140206206Abstract: Aspects of the present invention relate to land grid array socket cartridge structures. In one embodiment, a land grid array (LGA) cartridge structure includes: a deformable thin film having at least one aperture configured to hold a substantially liquid metal, whereby in a compressed state of the deformable thin film, the substantially liquid metal of the deformable thin film is configured to electro-mechanically couple a carrier and a socket base. Another embodiment includes a method of forming a LGA cartridge structure. The method includes: providing a deformable thin film having a first surface and a second surface, and forming at least one aperture within the deformable thin film through the first surface and the second surface, wherein the aperture is configured to hold a substantially liquid metal.Type: ApplicationFiled: January 21, 2013Publication date: July 24, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Erwin B. Cohen, Mark C. H. Lamorey
-
Patent number: 8756546Abstract: A computer-implemented method provides an elastic modulus map of a chip carrier of a flip chip package. Design data including dielectric and conductive design elements of each of vertically aligned sub-areas of each of the layers of the chip carrier are modeled as springs to provide the elastic modulus map. Determining the elastic modulus of the sub-areas of the chip carrier identifies probable mechanical failure sites during chip-join and cools down of the flip chip package. Modifying a footprint of solder bumps to the chip carrier reduces stresses applied to the identified probable mechanical failure sites. Modifying the chip carrier design to reduce a stiffness of sub-areas associated with identified probable mechanical failure sites also reduces stresses from chip-join and cool-down.Type: GrantFiled: July 25, 2012Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Erwin B. Cohen, Mark C. H. Lamorey, Marek A. Orlowski, Douglas O. Powell, David L. Questad, David B. Stone, Paul R. Walling
-
Publication number: 20140033148Abstract: A computer-implemented method provides an elastic modulus map of a chip carrier of a flip chip package. Design data including dielectric and conductive design elements of each of vertically aligned sub-areas of each of the layers of the chip carrier are modeled as springs to provide the elastic modulus map. Determining the elastic modulus of the sub-areas of the chip carrier identifies probable mechanical failure sites during chip-join and cools down of the flip chip package. Modifying a footprint of solder bumps to the chip carrier reduces stresses applied to the identified probable mechanical failure sites. Modifying the chip carrier design to reduce a stiffness of sub-areas associated with identified probable mechanical failure sites also reduces stresses from chip-join and cool-down.Type: ApplicationFiled: July 25, 2012Publication date: January 30, 2014Applicant: International Business Machines CorporationInventors: Erwin B. Cohen, Mark C.H. Lamorey, Marek A. Orlowski, Douglas O. Powell, David L. Questad, David B. Stone, Paul R. Walling
-
Publication number: 20110048795Abstract: An electronic package has a cover or lid mounted onto a substrate to enclose an electronic device, and a liquid thermal interface material is subsequently inserted (through dispensing, injection molding or printing through apertures in the cover or lid) between the surface of the electronic device and the cover, and cured to a solid state.Type: ApplicationFiled: September 2, 2009Publication date: March 3, 2011Applicant: International Business Machines CorporationInventors: Erwin B. Cohen, Martin P. Goetz, Jennifer V. Muncy
-
Patent number: 7759168Abstract: A semiconductor package structure including a conductive adhesive material which is used to form an electromagnetic interference shield-forming Faraday cage. The Faraday cage incorporates a module lid as the top surface thereof, the conductive material as the sides and a laminate ground plane(s) or substrate as its bottom. Also disclosed is a method for fabricating the foregoing semiconductor package structure.Type: GrantFiled: May 13, 2008Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: J. Richard Behun, Erwin B. Cohen
-
Publication number: 20090283876Abstract: A semiconductor package structure including a conductive adhesive material which is used to form an electromagnetic interference shield-forming Faraday cage. The Faraday cage incorporates a module lid as the top surface thereof, the conductive material as the sides and a laminate ground plane(s) or substrate as its bottom. Also disclosed is a method for fabricating the foregoing semiconductor package structure.Type: ApplicationFiled: May 13, 2008Publication date: November 19, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: J. Richard Behun, Erwin B. Cohen
-
Publication number: 20080195986Abstract: A method for tuning a plurality of supply voltages across and integrated circuit (IC) package that supplies a number of voltage supply regions within an IC chip. The inventive method includes extracting a power draw for each voltage supply region and the region's functional circuit blocks to generate a current map, assigning C4 bumps and module pins, and designing an IC package layout to define a supply grid of metal conductive power distribution wiring, analyzing the IC package layout using an IR-drop application, creating an internal plane voltage map and an internal plane current map for each of the IC package voltage supply planes and identifying required via and plane current changes necessary to tune the IC package in accordance with plane voltage and plane current maps, and repeating the steps of assigning, analyzing and creating until the IR drops within the voltage supply regions of the IC package are thoroughly balanced.Type: ApplicationFiled: February 13, 2007Publication date: August 14, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Erwin B. Cohen, Mathew I. Ringler
-
Patent number: 7127560Abstract: A power saving cache and a method of operating a power saving cache. The power saving cache includes circuitry to dynamically reduce the logical size of the cache in order to save power. Preferably, a method is used to determine optimal cache size for balancing power and performance, using a variety of combinable hardware and software techniques. Also, in a preferred embodiment, steps are used for maintaining coherency during cache resizing, including the handling of modified (“dirty”) data in the cache, and steps are provided for partitioning a cache in one of several way to provide an appropriate configuration and granularity when resizing.Type: GrantFiled: October 14, 2003Date of Patent: October 24, 2006Assignee: International Business Machines CorporationInventors: Erwin B. Cohen, Thomas E. Cook, Ian R. Govett, Paul D. Kartschoke, Stephen V. Kosonocky, Peter A. Sandon, Keith R. Williams
-
Patent number: 7106110Abstract: A system and method of shifting a clock frequency of an integrated circuit device from a first frequency to a second frequency, including alternating between the first frequency and the second frequency according to a dithering pattern, the alternating occurring for a predetermined number of cycles; and setting the clock frequency to the second frequency after the predetermined number of cycles.Type: GrantFiled: July 28, 2004Date of Patent: September 12, 2006Assignee: International Business Machines CorporationInventors: Miles G. Canada, Erwin B. Cohen, Jay G. Heaslip, Cedric Lichtenau, Thomas Pflueger, Mathew I. Ringler