Patents by Inventor Esa Hussa
Esa Hussa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10509440Abstract: A bendable display assembly comprises a plurality of layered elements each having two side surfaces, each having an area, the elements comprising a display element capable of displaying an adjustable visual output. Two successive elements of the plurality of layered elements have opposite side surfaces facing towards each other, the opposite side surfaces being, for a majority of their areas, in contact with a sealed sliding fluid volume extending between the successive elements, whereby the successive elements are slidably movable relative to each other when the display assembly is bent.Type: GrantFiled: June 12, 2017Date of Patent: December 17, 2019Assignee: Microsoft Technology Licensing, LLCInventor: Esa Hussa
-
Publication number: 20170277226Abstract: A bendable display assembly comprises a plurality of layered elements each having two side surfaces, each having an area, the elements comprising a display element capable of displaying an adjustable visual output. Two successive elements of the plurality of layered elements have opposite side surfaces facing towards each other, the opposite side surfaces being, for a majority of their areas, in contact with a sealed sliding fluid volume extending between the successive elements, whereby the successive elements are slidably movable relative to each other when the display assembly is bent.Type: ApplicationFiled: June 12, 2017Publication date: September 28, 2017Inventor: Esa HUSSA
-
Patent number: 9684339Abstract: A bendable display assembly comprises a plurality of layered elements each having two side surfaces, each having an area, the elements comprising a display element capable of displaying an adjustable visual output. Two successive elements of the plurality of layered elements have opposite side surfaces facing towards each other, the opposite side surfaces being, for a majority of their areas, in contact with a sealed sliding fluid volume extending between the successive elements, whereby the successive elements are slidably movable relative to each other when the display assembly is bent.Type: GrantFiled: February 3, 2015Date of Patent: June 20, 2017Assignee: Microsoft Technology Licensing, LLCInventor: Esa Hussa
-
Publication number: 20160224066Abstract: A bendable display assembly comprises a plurality of layered elements each having two side surfaces, each having an area, the elements comprising a display element capable of displaying an adjustable visual output. Two successive elements of the plurality of layered elements have opposite side surfaces facing towards each other, the opposite side surfaces being, for a majority of their areas, in contact with a sealed sliding fluid volume extending between the successive elements, whereby the successive elements are slidably movable relative to each other when the display assembly is bent.Type: ApplicationFiled: February 3, 2015Publication date: August 4, 2016Inventor: Esa Hussa
-
Patent number: 7498666Abstract: The invention relates to an integrated circuit comprising a top package with a first substrate carrying an integrated circuit, and a bottom package with a second substrate carrying at least one die. To increase the clearance between the top package and the bottom package, the invention provides a cavity within the lower surface of the top package substrate such that at least parts of the die are placed within the cavity when the top package and the bottom package are assembled into a package stack.Type: GrantFiled: September 27, 2004Date of Patent: March 3, 2009Assignee: Nokia CorporationInventor: Esa Hussa
-
Publication number: 20070228542Abstract: The invention relates to an integrated circuit comprising a top package with a first substrate carrying an integrated circuit, and a bottom package with a second substrate carrying at least one die. To increase the clearance between the top package and the bottom package, the invention provides a cavity within the lower surface of the top package substrate such that at least parts of the die are placed within the cavity when the top package and the bottom package are assembled into a package stack.Type: ApplicationFiled: September 27, 2004Publication date: October 4, 2007Inventor: Esa Hussa
-
Publication number: 20070165388Abstract: An interconnection pattern design, which has an improved reliability under mechanical shock and thermal cycling loads. A semiconductor component comprises a plurality of interconnections aligned into rows and columns to form an interconnection pattern, wherein the interconnections are aligned such that the pattern has substantially rounded or chamfered corners. The present invention provides an improved interconnection life and reliability of ball grid array packages and it is easily implemented.Type: ApplicationFiled: March 5, 2007Publication date: July 19, 2007Inventor: Esa Hussa
-
Patent number: 7233057Abstract: The invention relates to an integrated circuit package, in particular an integrated chip size package or an integrated chip scale package, comprising a substrate carrying a die, and connection elements, interconnection elements, connecting pins of said die with said connection elements, and a mold encapsulating said die on said substrate. To increase reliability and to reduce failure due to deformation stress, the invention provides said mold with reduced stiffness at areas located substantially at one of said interconnection elements providing increased flexibility of said package at said areas compared to other areas of said package.Type: GrantFiled: May 28, 2004Date of Patent: June 19, 2007Assignee: Nokia CorporationInventor: Esa Hussa
-
Patent number: 7223681Abstract: An interconnection pattern design, which has an improved reliability under mechanical shock and thermal cycling loads. A semiconductor component comprises a plurality of interconnections aligned into rows and columns to form an interconnection pattern, wherein the interconnections are aligned such that the pattern has substantially rounded or chamfered corners. The present invention provides an improved interconnection life and reliability of ball grid array packages and it is easily implemented.Type: GrantFiled: May 17, 2004Date of Patent: May 29, 2007Assignee: Nokia CorporationInventor: Esa Hussa
-
Publication number: 20050263886Abstract: The invention relates to an integrated circuit package, in particular an integrated chip size package or an integrated chip scale package, comprising a substrate carrying a die, and connection elements, interconnection elements, connecting pins of said die with said connection elements, and a mold encapsulating said die on said substrate. To increase reliability and to reduce failure due to deformation stress, the invention provides said mold with reduced stiffness at areas located substantially at one of said interconnection elements providing increased flexibility of said package at said areas compared to other areas of said package.Type: ApplicationFiled: May 28, 2004Publication date: December 1, 2005Inventor: Esa Hussa
-
Publication number: 20040251544Abstract: An interconnection pattern design, which has an improved reliability under mechanical shock and thermal cycling loads. A semiconductor component comprises a plurality of interconnections aligned into rows and columns to form an interconnection pattern, wherein the interconnections are aligned such that the pattern has substantially rounded or chamfered comers. The present invention provides an improved interconnection life and reliability of ball grid array packages and it is easily implemented.Type: ApplicationFiled: May 17, 2004Publication date: December 16, 2004Applicant: Nokia CorporationInventor: Esa Hussa
-
Publication number: 20040227233Abstract: An interconnection pattern design, which has an improved reliability under mechanical shock and thermal cycling loads. A semiconductor component comprises a plurality of interconnections aligned into rows and columns to form an interconnection pattern, wherein the interconnections are aligned such that the pattern has substantially rounded or chamfered corners. The present invention provides an improved interconnection life and reliability of ball grid array packages and it is easily implemented.Type: ApplicationFiled: May 16, 2003Publication date: November 18, 2004Applicant: Nokia CorporationInventor: Esa Hussa