Patents by Inventor Estelle Huynh
Estelle Huynh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11774999Abstract: In a particular example, a low drift voltage reference system includes a Zener diode circuit, a voltage reduction circuit, and a proportional-to-absolute temperature (PTAT) circuit. The Zener diode circuit, which is coupled between a first supply terminal (e.g., VDD) and a second supply terminal (e.g., common), provides an input reference voltage level. The voltage reduction circuit provides another reduced version of the input reference voltage level. The PTAT circuit has first and second differential paths to provide an output reference voltage at an output node of the PTAT circuit, and a feedback path to draw feedback current from the output node to control the differential circuit.Type: GrantFiled: September 30, 2020Date of Patent: October 3, 2023Assignee: NXP USA, Inc.Inventors: Yuan Gao, Simon Brule, Estelle Huynh
-
Publication number: 20230152826Abstract: Programmable temperature regulation circuits, and methods of operating programmable temperature regulation circuits, are disclosed for providing heat to a target area on a chip. The programmable temperature regulation circuits include a heating element on the chip, and a regulation loop operatively connected to the heating element. The regulation loop includes a first diode that measures the temperature in the target area, and an operational transconductance amplifier. The operational transconductance amplifier receives a reference temperature voltage from a reference voltage, and a temperature feedback voltage from the diode, and generates an output voltage to control the provision of electrical power to the heating element.Type: ApplicationFiled: October 3, 2022Publication date: May 18, 2023Inventors: Yuan Gao, Thierry Dominique Yves Cassagnes, Gauthier Thouvenin, Estelle Huynh
-
Patent number: 11480989Abstract: A voltage reference circuit is disclosed comprising: a supply terminal; a ground terminal; a first current source and a Zener diode connected in series between the supply and ground terminals and having a first node therebetween and configured to supply a Zener voltage at the first node; an output node configured to provide a voltage reference; and a CTAT, circuit connected between the first node and the output node; wherein the CTAT circuit comprises: two bipolar transistors, having their respective emitters connected at a second node, and configured to, in operation, have equal collector-emitter currents, the base of the first bipolar transistor being connected to the first node, the base of the second bipolar transistor being connected to a centre node of a first voltage divider; and wherein the first voltage divider is connected between the emitter of the second bipolar transistor and the output node.Type: GrantFiled: May 17, 2021Date of Patent: October 25, 2022Assignee: NXP USA, Inc.Inventors: Hongwei Liu, Yuan Gao, Estelle Huynh
-
Publication number: 20210389791Abstract: A voltage reference circuit is disclosed comprising: a supply terminal; a ground terminal; a first current source and a Zener diode connected in series between the supply and ground terminals and having a first node therebetween and configured to supply a Zener voltage at the first node; an output node configured to provide a voltage reference; and a CTAT, circuit connected between the first node and the output node; wherein the CTAT circuit comprises: two bipolar transistors, having their respective emitters connected at a second node, and configured to, in operation, have equal collector-emitter currents, the base of the first bipolar transistor being connected to the first node, the base of the second bipolar transistor being connected to a centre node of a first voltage divider; and wherein the first voltage divider is connected between the emitter of the second bipolar transistor and the output node.Type: ApplicationFiled: May 17, 2021Publication date: December 16, 2021Inventors: Hongwei LIU, Yuan Gao, Estelle Huynh
-
Publication number: 20210124386Abstract: In a particular example, a low drift voltage reference system includes a Zener diode circuit, a voltage reduction circuit, and a proportional-to-absolute temperature (PTAT) circuit. The Zener diode circuit, which is coupled between a first supply terminal (e.g., VDD) and a second supply terminal (e.g., common), provides an input reference voltage level. The voltage reduction circuit provides another reduced version of the input reference voltage level. The PTAT circuit has first and second differential paths to provide an output reference voltage at an output node of the PTAT circuit, and a feedback path to draw feedback current from the output node to control the differential circuit.Type: ApplicationFiled: September 30, 2020Publication date: April 29, 2021Inventors: Yuan Gao, Simon Brule, Estelle Huynh
-
Patent number: 10116160Abstract: A charging circuit for a bootstrap capacitor comprises a P MOSFET having a body diode and an N channel power MOSFET also having a body diode. The drain of the P MOSFET is coupled to the source of the N channel power MOSFET, and the source of the P MOSFET receives current from a vehicle's battery. The gate of the P MOSFET receives a control signal for turning the P MOSFET either on or off and the drain of the N channel power MOSFET is connected to a bootstrap capacitor The P MOSFET's body diode prevents current flow from the battery to the bootstrap capacitor when the P MOSFET is turned off and the N MOSFET's body diode prevents current flow from the bootstrap capacitor to the battery when the N MOSFET is turned off. The use of a power MOSFET device with its low ON resistance ensures that the capacitor is charged to a sufficiently high voltage even under low battery conditions.Type: GrantFiled: September 12, 2012Date of Patent: October 30, 2018Assignee: NXP USA, Inc.Inventors: Kamel Abouda, Estelle Huynh, Thierry Laplagne
-
Patent number: 9621162Abstract: A high side driver component for generating a drive signal at an output thereof for driving a high side switching device within a high voltage driver circuit. The high side driver component is arranged to operate in at least one reduced slew rate mode in which at least one drive stages is arranged to be in a non-drive state, and the high side driver component further comprises at least one discharge protection component arranged to, when the high side driver component is operating in the at least one reduced slew rate mode, receive an indication of the high voltage driver circuit being in an idle state, and cause the second switching device within the at least one drive stage in a non-drive state to be turned on, in response to the indication of the high voltage driver circuit being in an idle state.Type: GrantFiled: December 1, 2014Date of Patent: April 11, 2017Assignee: NXP USA, Inc.Inventors: Kamel Abouda, Estelle Huynh, Thierry Michel Laplagne
-
Publication number: 20150349776Abstract: A high side driver component for generating a drive signal at an output thereof for driving a high side switching device within a high voltage driver circuit. The high side driver component is arranged to operate in at least one reduced slew rate mode in which at least one drive stages is arranged to be in a non-drive state, and the high side driver component further comprises at least one discharge protection component arranged to, when the high side driver component is operating in the at least one reduced slew rate mode, receive an indication of the high voltage driver circuit being in an idle state, and cause the second switching device within the at least one drive stage in a non-drive state to be turned on, in response to the indication of the high voltage driver circuit being in an idle state.Type: ApplicationFiled: December 1, 2014Publication date: December 3, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: KAMEL ABOUDA, ESTELLE HUYNH, THIERRY MICHEL LAPLAGNE
-
Publication number: 20150241901Abstract: An electronic device is for controlling multiple switching power circuits in a power supply system. Each switching power circuit has a power clock for controlling switching of a supply side switch that enables charging. The device has respective power clock delay units. Each respective power clock delay unit provides a respective power clock at a predetermined delay based on a respective input clock. The respective predetermined delays are chosen so that said switching of respective different supply side switches occurs at respective different points in time. Advantageously the conducted emission in high frequency bands is reduced.Type: ApplicationFiled: September 27, 2012Publication date: August 27, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Kamel Abouda, Estelle Huynh, Thierry Laplagne
-
Patent number: 9077171Abstract: A reference voltage loss monitoring circuit having a first and second reference node. The reference nodes are connected to a voltage reference. A first connection device is connects the first reference node to the second reference node, and includes a first diode to allow a current flowing from the first reference node to the reference ground node and not conversely. The first diode includes a first main transistor. A second connection device connects the second reference node to the first reference node, and includes a second diode to allow a current flowing from the second reference node to first reference node and not conversely. The second diode includes a second main transistor. Each of the first and second connection devices further includes a secondary transistor mirrored with the main transistor of the connection devices.Type: GrantFiled: May 27, 2011Date of Patent: July 7, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Philippe Givelin, Patrice Besse, Estelle Huynh
-
Publication number: 20150188328Abstract: A charging circuit for a bootstrap capacitor comprises a P MOSFET having a body diode and an N channel power MOSFET also having a body diode. The drain of the P MOSFET is coupled to the source of the N channel power MOSFET, and the source of the P MOSFET receives current from a vehicle's battery. The gate of the P MOSFET receives a control signal for turning the P MOSFET either on or off and the drain of the N channel power MOSFET is connected to a bootstrap capacitor The P MOSFET's body diode prevents current flow from the battery to the bootstrap capacitor when the P MOSFET is turned off and the N MOSFET's body diode prevents current flow from the bootstrap capacitor to the battery when the N MOSFET is turned off. The use of a power MOSFET device with its low ON resistance ensures that the capacitor is charged to a sufficiently high voltage even under low battery conditions.Type: ApplicationFiled: September 12, 2012Publication date: July 2, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Kamel Abouda, Estelle Huynh, Thierry LaPlagne
-
Publication number: 20140092500Abstract: A reference voltage loss monitoring circuit having a first and second reference node. The reference nodes are connected to a voltage reference. A first connection device is connects the first reference node to the second reference node, and includes a first diode to allow a current flowing from the first reference node to the reference ground node and not conversely. The first diode includes a first main transistor. A second connection device connects the second reference node to the first reference node, and includes a second diode to allow a current flowing from the second reference node to first reference node and not conversely. The second diode includes a second main transistor. Each of the first and second connection devices further includes a secondary transistor mirrored with the main transistor of the connection devices.Type: ApplicationFiled: May 27, 2011Publication date: April 3, 2014Applicant: Freescale Semiconductor, Inc.Inventors: Philppe Givelin, Patrice Bess, Estelle Huynh
-
Patent number: 8618780Abstract: A multimode voltage regulator comprises an output for providing a regulator output voltage Vdd and an output current to a load and a low power reference voltage source having a reference voltage output providing the regulator output voltage Vdd, when in a first low power mode the output current is not greater than a threshold value. It may comprise a buffer amplifier having an output providing the regulator output voltage Vdd, when the output current is greater than the threshold value and a first bias voltage input being connected in a second low power mode to the reference voltage output when the output current is greater than the threshold value for less than a predefined time. And it may comprise a mode controller for automatically determining the output current and automatically switching from first low power mode to second low power mode.Type: GrantFiled: November 24, 2008Date of Patent: December 31, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Philippe Mounier, Estelle Huynh, David Lopez, Thierry Sicard
-
Publication number: 20110210709Abstract: A multimode voltage regulator comprises an output for providing a regulator output voltage Vdd and an output current to a load and a low power reference voltage source having a reference voltage output providing the regulator output voltage Vdd, when in a first low power mode the output current is not greater than a threshold value. It may comprise a buffer amplifier having an output providing the regulator output voltage Vdd, when the output current is greater than the threshold value and a first bias voltage input being connected in a second low power mode to the reference voltage output when the output current is greater than the threshold value for less than a predefined time. And it may comprise a mode controller for automatically determining the output current and automatically switching from first low power mode to second low power mode.Type: ApplicationFiled: November 24, 2008Publication date: September 1, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Philippe Mounier, Estelle Huynh, David Lopez, Thierry Sicard