Patents by Inventor Eswaramoorthi Nallusamy
Eswaramoorthi Nallusamy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11966330Abstract: Examples described herein relate to processor circuitry to issue a cache coherence message to a central processing unit (CPU) cluster by selection of a target cluster and issuance of the request to the target cluster, wherein the target cluster comprises the cluster or the target cluster is directly connected to the cluster. In some examples, the selected target cluster is associated with a minimum number of die boundary traversals. In some examples, the processor circuitry is to read an address range for the cluster to identify the target cluster using a single range check over memory regions including local and remote clusters. In some examples, issuance of the cache coherence message to a cluster is to cause the cache coherence message to traverse one or more die interconnections to reach the target cluster.Type: GrantFiled: June 5, 2020Date of Patent: April 23, 2024Assignee: Intel CorporationInventors: Vinit Mathew Abraham, Jeffrey D. Chamberlain, Yen-Cheng Liu, Eswaramoorthi Nallusamy, Soumya S. Eachempati
-
Publication number: 20230359527Abstract: A system for granular reset management without reboot is disclosed. The system may include a subsystem, a processor including a reset management circuit coupled to the subsystem. The reset management circuit may include circuitry to receive a command to reset the subsystem, determine whether the subsystem can be reset without performing a system wide reboot, and based on a determination that the subsystem can be reset without performing a system wide reboot, block the use of the subsystem, drain the subsystem, and reset the subsystem. Circuity and method are also disclosed.Type: ApplicationFiled: May 5, 2023Publication date: November 9, 2023Applicant: Intel CorporationInventors: Bharat S. PILLILLI, Eswaramoorthi Nallusamy
-
Patent number: 11803643Abstract: Examples described herein provide a hardware-software interface solution reads the boot code in segments into a buffer. A given boot code segment is stored in the buffer. A second buffer can be written-to with another boot code segment while the boot code segment in the buffer is read-from. A central processing unit (CPU) socket provides coordination such that one or more CPU sockets have copied the segment before permitting the segment to be overwritten in the buffer.Type: GrantFiled: February 7, 2020Date of Patent: October 31, 2023Assignee: Intel CorporationInventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy
-
Patent number: 11645159Abstract: A system for granular reset management without reboot is disclosed. The system may include a subsystem, a processor including a reset management circuit coupled to the subsystem. The reset management circuit may include circuitry to receive a command to reset the subsystem, determine whether the subsystem can be reset without performing a system wide reboot, and based on a determination that the subsystem can be reset without performing a system wide reboot, block the use of the subsystem, drain the subsystem, and reset the subsystem. Circuity and method are also disclosed.Type: GrantFiled: July 20, 2020Date of Patent: May 9, 2023Assignee: Intel CorporationInventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy
-
Publication number: 20220107808Abstract: Methods and apparatus to reduce register access latency in split-die SoC designs. The method is implemented on a platform including a legacy socket and one or more non-legacy (NL) sockets comprising split-die System-on-Chips (SoC)s including multiple dielets interconnected with a plurality of Embedded Multi-Die Interconnect Bridges (EMIBs). The dielets include core dielets having cores, cache controllers and memory controllers. The method provides an affinity between a control and status registers (CSRs) memory range for the NL sockets such that CSRs in the memory controllers for multiple core dielets are programmed using transactions forwarded along core-to-cache controller datapaths that avoid crossing EMIBs. In one aspect, a transient map of address ranges is created that includes a respective Sub-NUMA Cluster (SNC) range allocated for the NL sockets, with a range of CSR addresses for accessing CSRs in the memory controllers for the NL sockets being stored in the respective SNC ranges.Type: ApplicationFiled: December 16, 2021Publication date: April 7, 2022Inventors: Anand K. ENAMANDRAM, Eswaramoorthi NALLUSAMY, Ramamurthy KRITHIVAS, Cheng-Wein LIN, Irene JOHANSEN
-
Patent number: 11294749Abstract: Examples include techniques to collect crash data for a computing system following a catastrophic error. Examples include a management controller gathering error information from components of a computing system that includes a central processing unit (CPU) coupled with one or more companion dice following the catastrophic error. The management controller to gather the error information via a communication link coupled between the management controller, the CPU and the one or more companion dice.Type: GrantFiled: December 30, 2017Date of Patent: April 5, 2022Assignee: Intel CorporationInventors: Ramamurthy Krithivas, Anand K. Enamandram, Eswaramoorthi Nallusamy, Russell J. Wunderlich, Krishnakanth V. Sistla
-
Publication number: 20220004439Abstract: A first plurality of integrated circuit blocks of a first chip are connected to a second plurality of integrated circuit blocks of a second chip. A cluster remapping table is provided on the second chip and is to be programmed to identify a desired asymmetric topology of the connections between the first plurality of integrated circuit blocks and the second plurality of integrated circuit blocks. Logic is to discover the actual topology of the connections between the first plurality of integrated circuit blocks and the second plurality of integrated circuit blocks and determine whether the actual topology matches the desired topology as described in the cluster remapping table.Type: ApplicationFiled: September 16, 2021Publication date: January 6, 2022Applicant: Intel CorporationInventors: Vinit Mathew Abraham, Anand K. Enamandram, Eswaramoorthi Nallusamy
-
Patent number: 11157064Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to send a power operation initiation indication to the accelerator device via the subset of the plurality of interconnects, the power operation initiation indication to indicate a power operation to be performed on one or more infrastructure devices, receive a response the accelerator device, the response to indicate to the processor that the accelerator is ready for the power operation, and ucause the power operation to be performed on the accelerator device, the power operation to enable or disable power for the one or more of the infrastructure devices.Type: GrantFiled: September 28, 2017Date of Patent: October 26, 2021Assignee: INTEL CORPORATIONInventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy, Ramamurthy Krithivas, Vivek Garg, Venkatesh Ramamurthy
-
Patent number: 10990534Abstract: Techniques and mechanisms for capturing an image of processor state at one node of multiple nodes of a multi-processor platform, where the processor state includes some version of data which the node retrieved from another node of the platform. In an embodiment, a disruption of power is detected when a processor of a first node has a cached version of data which was retrieved from a second node. In response to detection of the disruption, the data is saved to a system memory of the first node as part of an image of the processor's state. The image further comprises address information, corresponding to the data, which indicates a memory location at the second node. In another embodiment, processor state is restored during a boot-up of the node, wherein the state includes the captured version of data which was previously retrieved from the second node.Type: GrantFiled: January 31, 2019Date of Patent: April 27, 2021Assignee: Intel CorporationInventors: Wei Chen, Eswaramoorthi Nallusamy, Larisa Novakovsky, Mark Schmisseur, Eric Rasmussen, Stephen Van Doren, Yen-Cheng Liu
-
Publication number: 20200349010Abstract: A system for granular reset management without reboot is disclosed. The system may include a subsystem, a processor including a reset management circuit coupled to the subsystem. The reset management circuit may include circuitry to receive a command to reset the subsystem, determine whether the subsystem can be reset without performing a system wide reboot, and based on a determination that the subsystem can be reset without performing a system wide reboot, block the use of the subsystem, drain the subsystem, and reset the subsystem. Circuity and method are also disclosed.Type: ApplicationFiled: July 20, 2020Publication date: November 5, 2020Applicant: Intel CorporationInventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy
-
Publication number: 20200301830Abstract: Examples described herein relate to processor circuitry to issue a cache coherence message to a central processing unit (CPU) cluster by selection of a target cluster and issuance of the request to the target cluster, wherein the target cluster comprises the cluster or the target cluster is directly connected to the cluster. In some examples, the selected target cluster is associated with a minimum number of die boundary traversals. In some examples, the processor circuitry is to read an address range for the cluster to identify the target cluster using a single range check over memory regions including local and remote clusters. In some examples, issuance of the cache coherence message to a cluster is to cause the cache coherence message to traverse one or more die interconnections to reach the target cluster.Type: ApplicationFiled: June 5, 2020Publication date: September 24, 2020Inventors: Vinit MATHEW ABRAHAM, Jeffrey D. CHAMBERLAIN, Yen-Cheng LIU, Eswaramoorthi NALLUSAMY, Soumya S. EACHEMPATI
-
Patent number: 10761938Abstract: A system for granular reset management without reboot is disclosed. The system may include a subsystem, a processor including a reset management circuit coupled to the subsystem. The reset management circuit may include circuitry to receive a command to reset the subsystem, determine whether the subsystem can be reset without performing a system wide reboot, and based on a determination that the subsystem can be reset without performing a system wide reboot, block the use of the subsystem, drain the subsystem, and reset the subsystem. Circuity and method are also disclosed.Type: GrantFiled: September 30, 2016Date of Patent: September 1, 2020Assignee: Intel CorporationInventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy
-
Publication number: 20200175169Abstract: Examples described herein provide a hardware-software interface solution reads the boot code in segments into a buffer. A given boot code segment is stored in the buffer. A second buffer can be written-to with another boot code segment while the boot code segment in the buffer is read-from. A central processing unit (CPU) socket provides coordination such that one or more CPU sockets have copied the segment before permitting the segment to be overwritten in the buffer.Type: ApplicationFiled: February 7, 2020Publication date: June 4, 2020Inventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy
-
Patent number: 10528398Abstract: Systems, apparatuses and methods may provide for technology that detects an initiation of a reset flow in a network edge computing system and determines one or more attributes of one or more long flow instructions during the reset flow, wherein the one or more attributes include a latency of the one or more long flow instructions. Additionally, the one or more attributes may be documented via an interface that is accessible by one or more of an operating system or a hypervisor associated with the network edge computing system.Type: GrantFiled: September 29, 2017Date of Patent: January 7, 2020Assignee: Intel CorporationInventors: Robert Swanson, Anil Keshavamurthy, Eswaramoorthi Nallusamy
-
Publication number: 20190171575Abstract: Techniques and mechanisms for capturing an image of processor state at one node of multiple nodes of a multi-processor platform, where the processor state includes some version of data which the node retrieved from another node of the platform. In an embodiment, a disruption of power is detected when a processor of a first node has a cached version of data which was retrieved from a second node. In response to detection of the disruption, the data is saved to a system memory of the first node as part of an image of the processor's state. The image further comprises address information, corresponding to the data, which indicates a memory location at the second node. In another embodiment, processor state is restored during a boot-up of the node, wherein the state includes the captured version of data which was previously retrieved from the second node.Type: ApplicationFiled: January 31, 2019Publication date: June 6, 2019Inventors: Wei CHEN, Eswaramoorthi NALLUSAMY, Larisa NOVAKOVSKY, Mark SCHMISSEUR, Eric RASMUSSEN, Stephen VAN DOREN, Yen-Cheng LIU
-
Publication number: 20190101965Abstract: Systems, apparatuses and methods may provide for technology that detects an initiation of a reset flow in a network edge computing system and determines one or more attributes of one or more long flow instructions during the reset flow, wherein the one or more attributes include a latency of the one or more long flow instructions. Additionally, the one or more attributes may be documented via an interface that is accessible by one or more of an operating system or a hypervisor associated with the network edge computing system.Type: ApplicationFiled: September 29, 2017Publication date: April 4, 2019Inventors: Robert Swanson, Anil Keshavamurthy, Eswaramoorthi Nallusamy
-
Publication number: 20190094946Abstract: Various embodiments are generally directed to an apparatus, method and other techniques to send a power operation initiation indication to the accelerator device via the subset of the plurality of interconnects, the power operation initiation indication to indicate a power operation to be performed on one or more infrastructure devices, receive a response the accelerator device, the response to indicate to the processor that the accelerator is ready for the power operation, and ucause the power operation to be performed on the accelerator device, the power operation to enable or disable power for the one or more of the infrastructure devices.Type: ApplicationFiled: September 28, 2017Publication date: March 28, 2019Applicant: INTEL CORPORATIONInventors: BHARAT S. PILLILLI, ESWARAMOORTHI NALLUSAMY, RAMAMURTHY KRITHIVAS, VIVEK GARG, VENKATESH RAMAMURTHY
-
Publication number: 20190042348Abstract: Examples include techniques to collect crash data for a computing system following a catastrophic error. Examples include a management controller gathering error information from components of a computing system that includes a central processing unit (CPU) coupled with one or more companion dice following the catastrophic error. The management controller to gather the error information via a communication link coupled between the management controller, the CPU and the one or more companion dice.Type: ApplicationFiled: December 30, 2017Publication date: February 7, 2019Inventors: Ramamurthy KRITHIVAS, Anand K. ENAMANDRAM, Eswaramoorthi NALLUSAMY, Russell J. WUNDERLICH, Krishnakanth V. SISTLA
-
Publication number: 20180349137Abstract: Embodiments of processors, methods, and systems for reconfiguring a processor without a system reset are described. In an embodiment, a processor includes configuration storage, shadow configuration storage, trigger storage, and a trigger circuit. The trigger circuit is to cause, based on trigger storage content, shadow configuration storage content to be copied to the configuration storage.Type: ApplicationFiled: June 5, 2017Publication date: December 6, 2018Inventors: Bharat S. Pillilli, Eswaramoorthi Nallusamy, Mahesh S. Natu
-
Patent number: 10019354Abstract: Apparatus, systems, and methods to manage memory operations are described. A cache controller is provided comprising logic to receive a transaction to operate on a data element in a cache memory, determine whether the data element is to be stored in a nonvolatile memory by querying a source address decoder (SAD), and, in response to a determination that the data element is to be stored in the nonvolatile memory, to forward the transaction to a memory controller coupled to the nonvolatile memory, and, in response to a determination that the data element is not to be stored in the nonvolatile memory, to drop the transaction from a cache flush procedure of the cache controller. Additionally, the cache controller may receive a confirmation signal from the memory controller that the data element was stored in the nonvolatile memory, and return a completion signal to an originator of the transaction. The cache controller may also include logic to place a processor core in a low power state.Type: GrantFiled: December 9, 2013Date of Patent: July 10, 2018Assignee: Intel CorporationInventors: Sarathy Jayakumar, Mohan J. Kumar, Eswaramoorthi Nallusamy