Patents by Inventor Ethan Crain
Ethan Crain has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250007516Abstract: Systems, apparatuses, and methods for implementing a combo scheme for direct current (DC) level shifting of signals are disclosed. A receiver circuit receives an input signal on a first interface. The first interface is coupled to a resistor in parallel with a capacitor which passes the input signal to a second interface. Also, the first interface is coupled to a first pair of current sources between ground and a voltage source, and the second interface is coupled to a second pair of current sources between ground and the voltage source. An op-amp drives the current sources based on a difference between a sensed common mode voltage and a reference voltage. Based on this circuit configuration, the receiver circuit is able to prevent baseline wander, perform a DC level shift of the input signal, and achieve linear equalization of the input signal.Type: ApplicationFiled: July 3, 2024Publication date: January 2, 2025Inventors: Rajesh Kumar, Edoardo Prete, Gerald R. Talbot, Ethan Crain, Tracy J. Feist, Jeffrey Cooper
-
Patent number: 12034440Abstract: Systems, apparatuses, and methods for implementing a combo scheme for direct current (DC) level shifting of signals are disclosed. A receiver circuit receives an input signal on a first interface. The first interface is coupled to a resistor in parallel with a capacitor which passes the input signal to a second interface. Also, the first interface is coupled to a first pair of current sources between ground and a voltage source, and the second interface is coupled to a second pair of current sources between ground and the voltage source. An op-amp drives the current sources based on a difference between a sensed common mode voltage and a reference voltage. Based on this circuit configuration, the receiver circuit is able to prevent baseline wander, perform a DC level shift of the input signal, and achieve linear equalization of the input signal.Type: GrantFiled: December 30, 2021Date of Patent: July 9, 2024Assignee: Advanced Micro Devices, Inc.Inventors: Rajesh Kumar, Edoardo Prete, Gerald R. Talbot, Ethan Crain, Tracy J. Feist, Jeffrey Cooper
-
Publication number: 20230134926Abstract: Systems, apparatuses, and methods for implementing a combo scheme for direct current (DC) level shifting of signals are disclosed. A receiver circuit receives an input signal on a first interface. The first interface is coupled to a resistor in parallel with a capacitor which passes the input signal to a second interface. Also, the first interface is coupled to a first pair of current sources between ground and a voltage source, and the second interface is coupled to a second pair of current sources between ground and the voltage source. An op-amp drives the current sources based on a difference between a sensed common mode voltage and a reference voltage. Based on this circuit configuration, the receiver circuit is able to prevent baseline wander, perform a DC level shift of the input signal, and achieve linear equalization of the input signal.Type: ApplicationFiled: December 30, 2021Publication date: May 4, 2023Inventors: Rajesh Kumar, Edoardo Prete, Gerald R. Talbot, Ethan Crain, Tracy J. Feist, Jeffrey Cooper
-
Patent number: 10396803Abstract: A clock and data recovery (CDR) circuit operates to recover a clock and sample data from full-rate and sub-rate data signals. The CDR circuit selectively shifts one or more of the sampling clocks based on the rate of a received data signal, facilitating accurate sampling of sub-rate data signals. A masking circuit selectively masks data output bits clocked by a selection of the sampling clocks, thereby outputting relevant sampled data.Type: GrantFiled: October 19, 2018Date of Patent: August 27, 2019Assignee: Marvell International Ltd.Inventors: Scott E. Meninger, Ethan Crain, Mark Spaeth
-
Publication number: 20190214997Abstract: A clock and data recovery (CDR) circuit operates to recover a clock and sample data from full-rate and sub-rate data signals. The CDR circuit selectively shifts one or more of the sampling clocks based on the rate of a received data signal, facilitating accurate sampling of sub-rate data signals. A masking circuit selectively masks data output bits clocked by a selection of the sampling clocks, thereby outputting relevant sampled data.Type: ApplicationFiled: October 19, 2018Publication date: July 11, 2019Inventors: Scott E. Meninger, Ethan Crain, Mark Spaeth
-
Patent number: 10312920Abstract: A data recovery circuit provides compensation for baseline wander exhibited by a data signal. An adaptive equalizer generates a recovered data signal from a data input. A level shifter and low-pass filter provide a compensation signal as a function of the recovered data signal. An adaptation engine adjusts the level of the compensation signal to compensate for baseline wander. The adaptive equalizer generates the recovered data signal as a function of the data input and the compensation signal, thereby providing accurate recovery of the data signal.Type: GrantFiled: September 29, 2017Date of Patent: June 4, 2019Assignee: Cavium, LLCInventors: Ethan Crain, Lu Wang
-
Publication number: 20190103875Abstract: A data recovery circuit provides compensation for baseline wander exhibited by a data signal. An adaptive equalizer generates a recovered data signal from a data input. A level shifter and low-pass filter provide a compensation signal as a function of the recovered data signal. An adaptation engine adjusts the level of the compensation signal to compensate for baseline wander. The adaptive equalizer generates the recovered data signal as a function of the data input and the compensation signal, thereby providing accurate recovery of the data signal.Type: ApplicationFiled: September 29, 2017Publication date: April 4, 2019Inventors: Ethan Crain, Lu Wang
-
Patent number: 9590797Abstract: In an example embodiment, a circuit includes an oscillator providing a set of clock phase signals. A main edge rate controller (ERC) coupled to the oscillator is configured to adjust an edge rate of each clock phase signal of the set of clock phase signals. An interpolator coupled to the main ERC is configured to interpolate the adjusted set of clock phase signals to provide at least one desired phase output signal. An edge rate controller calibrator comprises a ring oscillator including at least three ERCs connected in a loop, a counter configured to count a number of cycles of the ring oscillator over a given period, and a finite state machine (FSM) configured to compare the counter count to a given value corresponding to an operating frequency of the circuit and to adjust operation of the circuit based on the comparison.Type: GrantFiled: April 29, 2016Date of Patent: March 7, 2017Assignee: Cavium, Inc.Inventors: Jonathan K. Brown, Ethan Crain
-
Patent number: 9490968Abstract: An improved clock data recovery circuit is provided which provides lower bit error rates and faster locking times. In an embodiment, the circuit includes a voter having one or more voter inputs. The voter may generate up votes indicative of a recovered clock having a negative phase offset relative to a given voter input, or down votes indicative of the recovered clock having a positive phase offset. The circuit may include a comparator configured to output a phase adjustment signal and a tie signal. The circuit may further include an M-depth shift register and a multiplexer configured to select either the phase adjustment signal or an output from the shift register as a multiplexer output. The circuit may further include a flip-flop that generates a phase adjustment output signal. The shift register may receive the phase adjustment output signal at a data input of the shift register.Type: GrantFiled: February 27, 2014Date of Patent: November 8, 2016Assignee: Cavium, Inc.Inventor: Ethan Crain
-
Publication number: 20150244549Abstract: An improved clock data recovery circuit is provided which provides lower bit error rates and faster locking times. In an embodiment, the circuit includes a voter having one or more voter inputs. The voter may generate up votes indicative of a recovered clock having a negative phase offset relative to a given voter input, or down votes indicative of the recovered clock having a positive phase offset. The circuit may include a comparator configured to output a phase adjustment signal and a tie signal. The circuit may further include an M-depth shift register and a multiplexer configured to select either the phase adjustment signal or an output from the shift register as a multiplexer output. The circuit may further include a flip-flop that generates a phase adjustment output signal. The shift register may receive the phase adjustment output signal at a data input of the shift register.Type: ApplicationFiled: February 27, 2014Publication date: August 27, 2015Applicant: CAVIUM, INC.Inventor: Ethan Crain
-
Patent number: 8634509Abstract: A high-linearity Phase Interpolator based Clock and Data Recovery (CDR) circuit for use in a multi-standard Serializer/Deserializer (SerDes) is provided. By interpolating at a high, fixed frequency for all supported data rates and then dividing the output clock down to the appropriately frequency for each standard, the Phase Interpolator can provide for maximum phase linearity while reducing its sensitivity to noise.Type: GrantFiled: February 15, 2012Date of Patent: January 21, 2014Assignee: Cavium, Inc.Inventors: Ethan Crain, Thomas F. Hummel, Thucydides Xanthopoulos, Scott Meninger
-
Publication number: 20120207259Abstract: A high-linearity Phase Interpolator based Clock and Data Recovery (CDR) circuit for use in a multi-standard Serializer/Deserializer (SerDes) is provided. By interpolating at a high, fixed frequency for all supported data rates and then dividing the output clock down to the appropriately frequency for each standard, the Phase Interpolator can provide for maximum phase linearity while reducing its sensitivity to noise.Type: ApplicationFiled: February 15, 2012Publication date: August 16, 2012Applicant: Cavium, Inc.Inventors: Ethan Crain, Thomas F. Hummel, Thucydides Xanthopoulos, Scott Meninger