Patents by Inventor Eugene H. Cloud
Eugene H. Cloud has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7869242Abstract: Improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques. One method of the present invention provides transmission lines in an integrated circuit. Another method includes forming transmission lines in a memory device. The present invention includes a transmission line circuit, a differential line circuit, a twisted pair circuit as well as systems incorporating these different circuits all formed according to the methods provided in this application.Type: GrantFiled: April 28, 2009Date of Patent: January 11, 2011Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Eugene H. Cloud, Kie Y. Ahn
-
Publication number: 20090273360Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: ApplicationFiled: July 16, 2009Publication date: November 5, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Publication number: 20090207641Abstract: Improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques. One method of the present invention provides transmission lines in an integrated circuit. Another method includes forming transmission lines in a memory device. The present invention includes a transmission line circuit, a differential line circuit, a twisted pair circuit as well as systems incorporating these different circuits all formed according to the methods provided in this application.Type: ApplicationFiled: April 28, 2009Publication date: August 20, 2009Inventors: Leonard Forbes, Eugene H. Cloud, Kie Y. Ahn
-
Patent number: 7567091Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: GrantFiled: January 21, 2008Date of Patent: July 28, 2009Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Patent number: 7554829Abstract: Improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques. One method of the present invention provides transmission lines in an integrated circuit. Another method includes forming transmission lines in a memory device. The present invention includes a transmission line circuit, a differential line circuit, a twisted pair circuit as well as systems incorporating these different circuits all formed according to the methods provided in this application.Type: GrantFiled: January 26, 2006Date of Patent: June 30, 2009Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Eugene H. Cloud, Kie Y. Ahn
-
Patent number: 7323896Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: GrantFiled: December 1, 2006Date of Patent: January 29, 2008Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Patent number: 7315179Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: GrantFiled: December 1, 2006Date of Patent: January 1, 2008Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Patent number: 7297915Abstract: Imaging arrays typically include thousands or millions of photodetectors that convert sensed light into corresponding electric signals, which are ultimately converted into digital image signals for recording or viewing. One problem with conventional imaging arrays concerns faulty photodetectors, which produce erroneous image signals that ultimately degrade the quality of resulting images. Accordingly, the present inventors devised new imaging arrays including redundant photodetectors to compensate for faulty ones. One exemplary embodiment includes photodetectors that are substantially smaller than conventional photodetectors and that are arranged into two or more groups, with the photodetectors in each group coupled to produce a single group image signal. If the group image signal for a group falls below some threshold level indicative of a defective or malfunctioning photodetector, the group image signal is amplified to compensate for the loss.Type: GrantFiled: June 15, 2004Date of Patent: November 20, 2007Assignee: Micron Technology, Inc.Inventors: David J. McElroy, Eugene H. Cloud
-
Patent number: 7276927Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: GrantFiled: December 1, 2006Date of Patent: October 2, 2007Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Patent number: 7276926Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: GrantFiled: December 1, 2006Date of Patent: October 2, 2007Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Patent number: 7259450Abstract: A plurality of semiconductor die is packaged into one component. The inventive design comprises devices which have been singularized, packaged and thoroughly tested for functionality and adherence to required specifications. A plurality of packaged devices is then received by a housing. The conductive leads of the packaged devices are electrically coupled with pads manufactured into the housing. These pads are connected to traces within the housing, which terminate externally to the housing. Input/output leads are then electrically coupled with the traces, or are coupled with the traces as the housing is manufactured. The input/output leads provide means for connecting the housing with the electronic device or system into which it is installed. A lid received by the housing hermetically seals the packaged die in the housing, and prevents moisture or other contaminants which may impede the proper functionality of the die from entering the housing.Type: GrantFiled: April 25, 2003Date of Patent: August 21, 2007Assignee: Micron Technology, Inc.Inventors: Alan G. Wood, Eugene H. Cloud, Larry D. Kinsman
-
Patent number: 7129457Abstract: Imaging arrays typically include thousands or millions of photodetectors that convert sensed light into corresponding electric signals, which are ultimately converted into digital image signals for recording or viewing. One problem with conventional imaging arrays concerns faulty photodetectors, which produce erroneous image signals that ultimately degrade the quality of resulting images. Accordingly, the present inventors devised new imaging arrays including redundant photodetectors to compensate for faulty ones. One exemplary embodiment includes photodetectors that are substantially smaller than conventional photodetectors and that are arranged into two or more groups, with the photodetectors in each group coupled to produce a single group image signal. If the group image signal for a group falls below some threshold level indicative of a defective or malfunctioning photodetector, the group image signal is amplified to compensate for the loss.Type: GrantFiled: June 15, 2004Date of Patent: October 31, 2006Assignee: Micron Technology, Inc.Inventors: David J. McElroy, Eugene H. Cloud
-
Patent number: 7101778Abstract: Improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in signal delay. Moreover, the present invention further provides a reduction in skew and crosstalk. Embodiments of the present invention also provide the fabrication of improved transmission lines for silicon-based integrated circuits using conventional CMOS fabrication techniques. One method of the present invention provides transmission lines in an integrated circuit. Another method includes forming transmission lines in a memory device. The present invention includes a transmission line circuit, a differential line circuit, a twisted pair circuit as well as systems incorporating these different circuits all formed according to the methods provided in this application.Type: GrantFiled: June 6, 2002Date of Patent: September 5, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Eugene H. Cloud, Kie Y. Ahn
-
Patent number: 7084351Abstract: A device comprising a circuit, a lead having a first end connected to the circuit and having a second end, and a deformable structure connected to the second end of the lead. The invention may be embodied on a circuit board, so that the circuit board includes a substrate and a deformable structure connected to said substrate.Type: GrantFiled: September 9, 2002Date of Patent: August 1, 2006Assignee: Micron Technology, Inc.Inventors: Salman Akram, Warren M. Farnworth, Alan G. Wood, J. Michael Brooks, Eugene H. Cloud
-
Patent number: 7034561Abstract: A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are interconnected with the short-circuited IC includes control circuitry within the short-circuited IC for sensing the short circuit. The control circuitry may sense the short circuit in a variety of ways, including sensing excessive current drawn by the short-circuited IC, and sensing an abnormally low or high voltage within the short-circuited IC. Switching circuitry also within the short-circuited IC selectively isolates the short-circuited IC from the other ICs on the wafer in response to the control circuitry sensing the short circuit. As a result, if the wafer is under probe test, for example, testing can continue uninterrupted on the other ICs while the short-circuited IC is isolated.Type: GrantFiled: December 10, 2004Date of Patent: April 25, 2006Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, William K. Waller, Leland R. Nevill, Raymond J. Beffa, Eugene H. Cloud
-
Patent number: 7023040Abstract: The present invention includes a programmable logic array having a first logic plane that receives a number of input signals. The first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs. A number of non-volatile memory cells arranged in rows and columns of a second logic plane receive the outputs of the first logic plane and are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function. Each non-volatile memory cell includes a MOSFET. Each non-volatile memory cell includes a stacked capacitor formed according to a DRAM process. Each non-volatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET. The present invention also includes methods for producing the Ics and arrays.Type: GrantFiled: July 9, 2002Date of Patent: April 4, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Eugene H. Cloud, Wendell P. Noble
-
Patent number: 7022553Abstract: An improved integrated circuit package for providing built-in heating or cooling to a semiconductor chip is provided. The improved integrated circuit package provides increased operational bandwidth between different circuit devices, e.g. logic and memory chips. The improved integrated circuit package does not require changes in current CMOS processing techniques. The structure includes the use of a silicon interposer. The silicon interposer can consist of recycled rejected wafers from the front-end semiconductor processing. Micro-machined vias are formed through the silicon interposer. The micro-machined vias include electrical contacts which couple various integrated circuit devices located on the opposing surfaces of the silicon interposer. The packaging includes a Peltier element.Type: GrantFiled: June 26, 2003Date of Patent: April 4, 2006Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes, Eugene H. Cloud
-
Patent number: 6984544Abstract: An assembly includes a first semiconductor die with bond pads arranged in an array on an active surface thereof and at least one second semiconductor die with bond pads on an active surface thereof flip-chip connected to bond pads of the first semiconductor device. The at least one second semiconductor die is oriented with the active surface thereof facing the active surface of the first semiconductor die. Corresponding bond pads of the first and at least one second semiconductor dice are connected by placing or forming conductive structures therebetween. A package includes the assembly and a carrier. The first semiconductor die of the assembly is oriented over the carrier with the active surface of the first semiconductor die facing the carrier. Bond pads of the first semiconductor die located laterally beyond an outer periphery of each second semiconductor die are electrically connected to corresponding contacts by way of conductive structures.Type: GrantFiled: August 30, 2001Date of Patent: January 10, 2006Assignee: Micron Technology, Inc.Inventors: Eugene H. Cloud, Paul A. Farrar
-
Patent number: 6924194Abstract: The present invention includes a programmable logic array having a first logic plane that receives a number of input signals. The first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs. A number of non-volatile memory cells arranged in rows and columns of a second logic plane receive the outputs of the first logic plane and are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function. Each non-volatile memory cell includes a MOSFET. Each non-volatile memory cell includes a stacked capacitor formed according to a DRAM process. Each non-volatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET. The present invention also includes methods for producing the Ics and arrays.Type: GrantFiled: July 9, 2002Date of Patent: August 2, 2005Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Eugene H. Cloud, Wendell P. Noble
-
Patent number: RE38956Abstract: A test circuit detects defective memory cells in a memory device. The test circuit includes a test mode terminal adapted to receive a test mode signal. An error detection circuit includes a plurality of inputs and an output, each input coupled to some of the plurality of memory cells. The error detection circuit develops an active error signal on an output when the binary value of data on at least one input is different from predetermined binary values of data. A control circuit is coupled to the test mode terminal, the error detection circuit, and the memory cells. The control circuit is operable responsive to the test mode signal being active to apply the data of accessed memory cells to the associated inputs of the error detection circuit such that the error detection circuit drives the error signal active when the binary value of the data stored in at least one accessed memory cell is different from predetermined binary values.Type: GrantFiled: May 2, 2002Date of Patent: January 31, 2006Assignee: Micron Technology, Inc.Inventors: Ray Beffa, Leland R. Nevill, Neil L. Hansen, Eugene H. Cloud