Patents by Inventor Fabien Boitard
Fabien Boitard has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240048050Abstract: A digitally controlled DC-DC converter has a power stage coupled to an input voltage and to a control signal to generate an output voltage in response to the control signal. A controller generates the control signal and has an adjustment block to compare the output voltage to a reference voltage to generate a comparison signal, a logic circuit coupled to the adjustment block to receive the comparison signal and to generate the control signal in response to the comparison signal using a control word, and a digital-to analog converter coupled to the adjustment block, the power stage input voltage and the logic circuit to receive the control word from the logic circuit and to generate a converter voltage representing the control word using another voltage, the converter voltage being applied to the adjustment block to adjust the comparison signal.Type: ApplicationFiled: July 10, 2023Publication date: February 8, 2024Inventors: Fabien Boitard, Ludovic Oddoart, Christian Vincent Sorace
-
Publication number: 20230195151Abstract: It is described a voltage regulator device (100), comprising: i) a power device (150), configured to receive an input signal (151) and to produce a corresponding output signal (152); ii) a comparator device (110), coupled via a feedback path (140) to the power device (150), and configured to receive the output signal (152) as a feedback signal (141), and to produce a compared feedback signal (112); and iii) a digital modulation device (120), arranged between the comparator device (110) and the power device (150), and configured to digitally modulate the compared feedback signal (112), and to provide the digitally modulated signal (121) to the power device (150), wherein the digital modulation device (120) comprises: iiia) a delta-sigma (122), iiib) a quantizer (124), and iiic) a feedforward path (128), configured to feedforward the compared feedback signal (112) beyond the delta-sigma (122).Type: ApplicationFiled: October 20, 2022Publication date: June 22, 2023Inventors: Christian Vincent Sorace, Ludovic Oddoart, Fabien Boitard, Nicolas Patrick Vantalon
-
Publication number: 20220271642Abstract: There is described a method of controlling a single inductor multiple output, SIMO, switching converter, the method comprising (a) counting, for each output of the multiple outputs of the SIMO switching converter, a period of time during which an output voltage at the respective output is below a corresponding individual threshold value, (b) identifying that output among the multiple outputs of the SIMO switching converter for which the counted period of time is longest, and (c) connecting the identified output to the single inductor of the SIMO switching converter to supply current from the single inductor of the SIMO switching converter to the identified output. Furthermore, a corresponding controller is described.Type: ApplicationFiled: February 18, 2022Publication date: August 25, 2022Inventors: Christian Vincent Sorace, Nicolas Patrick Vantalon, Ludovic Oddoart, Fabien Boitard
-
Patent number: 11294412Abstract: An example apparatus includes power amplification circuitry and current-level switch circuitry. The power amplification circuitry has a first input port, a second input port, and field-effect transistor (FET) circuitry, the FET circuitry to operate in a saturation mode while drawing power provided at the first input port from a first power source. The current-level switch circuitry is to sense a change in a current-level used to maintain the FET circuitry in the saturation mode and, in response to the sensed change in the current-level, to cause the power amplification circuitry to draw power provided at the second input port from a second power source while maintaining the saturation mode of the FET circuitry.Type: GrantFiled: November 6, 2020Date of Patent: April 5, 2022Assignee: NXP B.V.Inventors: Christian Vincent Sorace, Ludovic Oddoart, Fabien Boitard
-
Patent number: 11223221Abstract: A power management circuit includes an electrical power input for receiving electrical power, a controller, a finite state machine circuit in communication with the controller and a first voltage regulator in communication with the controller and the electrical power input and having a first output connected to a first capacitor for storing electrical power and to first electrical circuitry. The controller is configured to cyclically enable the first voltage regulator to supply current to charge the first capacitor. The finite state machine circuit is configured to interact with the controller to control the duration of a first time period of a cycle over which the first voltage regulator supplies current to charge the first capacitor and to control the duration of a second time period of the cycle over which the first voltage regulator does not supply current to charge the first capacitor and during which electrical current is receivable by said first electrical circuitry from said first capacitor.Type: GrantFiled: June 10, 2020Date of Patent: January 11, 2022Assignee: NXP B.V.Inventors: Christian Vincent Sorace, Nicolas Patrick Vantalon, Fabien Boitard
-
Patent number: 11099619Abstract: A chip includes a first pin coupled to a signal line and a controller to detect a state of the signal line using the first pin. The controller controls output of first power to the signal line through the first pin based on a first state of the signal line and prevents output of the first power to the signal line through the first pin based on a second state of the signal line. The signal line may be coupled to provide second power from a power source to a data storage device.Type: GrantFiled: July 19, 2019Date of Patent: August 24, 2021Assignee: NXP B.V.Inventors: Fabien Boitard, Ludovic Oddoart
-
Patent number: 11056972Abstract: In accordance with a first aspect of the present disclosure, a power converter is disclosed, comprising: an input configured to receive an input voltage; an output configured to provide an output voltage; a power switching block coupled between the input and the output; a controller configured to control the power switching block, wherein the controller is configured to open and close switches comprised in the power switching block, wherein the controller is further configured to control a resistance of the power switching block. In accordance with a second aspect of the present disclosure, a corresponding method of operating a power converter is conceived.Type: GrantFiled: May 22, 2020Date of Patent: July 6, 2021Assignee: NXP B.V.Inventors: Melaine Philip, Fabien Boitard
-
Publication number: 20210173422Abstract: An example apparatus includes power amplification circuitry and current-level switch circuitry. The power amplification circuitry has a first input port, a second input port, and field-effect transistor (FET) circuitry, the FET circuitry to operate in a saturation mode while drawing power provided at the first input port from a first power source. The current-level switch circuitry is to sense a change in a current-level used to maintain the FET circuitry in the saturation mode and, in response to the sensed change in the current-level, to cause the power amplification circuitry to draw power provided at the second input port from a second power source while maintaining the saturation mode of the FET circuitry.Type: ApplicationFiled: November 6, 2020Publication date: June 10, 2021Inventors: Christian Vincent SORACE, Ludovic Oddoart, Fabien Boitard
-
Publication number: 20200403431Abstract: A power management circuit includes an electrical power input for receiving electrical power, a controller, a finite state machine circuit in communication with the controller and a first voltage regulator in communication with the controller and the electrical power input and having a first output connected to a first capacitor for storing electrical power and to first electrical circuitry. The controller is configured to cyclically enable the first voltage regulator to supply current to charge the first capacitor. The finite state machine circuit is configured to interact with the controller to control the duration of a first time period of a cycle over which the first voltage regulator supplies current to charge the first capacitor and to control the duration of a second time period of the cycle over which the first voltage regulator does not supply current to charge the first capacitor and during which electrical current is receivable by said first electrical circuitry from said first capacitor.Type: ApplicationFiled: June 10, 2020Publication date: December 24, 2020Inventors: Christian Vincent SORACE, Nicolas Patrick VANTALON, Fabien BOITARD
-
Patent number: 10872663Abstract: A device includes a first signal line, a second signal line, and a controller. The first signal line is coupled to a first storage area. The second signal line is coupled to a second storage area. The controller outputs a signal to the first signal line or the second signal line to select the first storage area or the second storage area. The first storage area may be a removable data storage card, and the second storage area may be an embedded storage area in the device. The signal is a reset signal for the selected one of the first storage area and the second storage area.Type: GrantFiled: July 19, 2019Date of Patent: December 22, 2020Assignee: NXP B.V.Inventors: Fabien Boitard, Ludovic Oddoart
-
Publication number: 20200382002Abstract: In accordance with a first aspect of the present disclosure, a power converter is disclosed, comprising: an input configured to receive an input voltage; an output configured to provide an output voltage; a power switching block coupled between the input and the output; a controller configured to control the power switching block, wherein the controller is configured to open and close switches comprised in the power switching block, wherein the controller is further configured to control a resistance of the power switching block. In accordance with a second aspect of the present disclosure, a corresponding method of operating a power converter is conceived.Type: ApplicationFiled: May 22, 2020Publication date: December 3, 2020Inventors: Melaine Philip, Fabien Boitard
-
Publication number: 20200356152Abstract: A chip includes a first pin coupled to a signal line and a controller to detect a state of the signal line using the first pin. The controller controls output of first power to the signal line through the first pin based on a first state of the signal line and prevents output of the first power to the signal line through the first pin based on a second state of the signal line. The signal line may be coupled to provide second power from a power source to a data storage device.Type: ApplicationFiled: July 19, 2019Publication date: November 12, 2020Inventors: Fabien BOITARD, Ludovic ODDOART
-
Publication number: 20200357465Abstract: A device includes a first signal line, a second signal line, and a controller. The first signal line is coupled to a first storage area. The second signal line is coupled to a second storage area. The controller outputs a signal to the first signal line or the second signal line to select the first storage area or the second storage area. The first storage area may be a removable data storage card, and the second storage area may be an embedded storage area in the device. The signal is a reset signal for the selected one of the first storage area and the second storage area.Type: ApplicationFiled: July 19, 2019Publication date: November 12, 2020Inventors: Fabien BOITARD, Ludovic ODDOART
-
Patent number: 10720830Abstract: This specification discloses methods and systems for reducing negative undershoot during transient load response for a PWM (Pulse Width Modulation) boost power converter. In some embodiments, reduction of negative undershoot during transient load response is achieved by overriding the PWM duty cycle to a maximum duty cycle when VDDBOOST drops during load step. This maximum duty cycle (“max”) mode is triggered when VDDBOOST is within a hysteresis window. Setpoint for maximum duty cycle is versus DCDC converter output and input voltage. In some embodiments, a lookup table is implemented for determining the setpoint for maximum duty cycle.Type: GrantFiled: April 25, 2019Date of Patent: July 21, 2020Assignee: NXP B.V.Inventors: Melaine Philip, Fabien Boitard
-
Publication number: 20190348912Abstract: This specification discloses methods and systems for reducing negative undershoot during transient load response for a PWM (Pulse Width Modulation) boost power converter. In some embodiments, reduction of negative undershoot during transient load response is achieved by overriding the PWM duty cycle to a maximum duty cycle when VDDBOOST drops during load step. This maximum duty cycle (“max”) mode is triggered when VDDBOOST is within a hysteresis window. Setpoint for maximum duty cycle is versus DCDC converter output and input voltage. In some embodiments, a lookup table is implemented for determining the setpoint for maximum duty cycle.Type: ApplicationFiled: April 25, 2019Publication date: November 14, 2019Inventors: MELAINE PHILIP, Fabien Boitard
-
Patent number: 9460318Abstract: Various embodiments relate to an apparatus and associated method for a contactless front-end (CLF) managing a secure element (SE). When the SE receives a low power, a monitoring circuit in the CLF may monitor a power supplied to the SE. Upon detection of an under-voltage condition, the monitoring circuit may cause a management module in the CLF to react to the detected under-voltage condition with an SE management technique. The management module may enact the SE management technique through a separate communications interface connected to the SE. In some embodiments, the CLF may further comprise a register that maintains an under-voltage flag that is triggered when the monitoring circuit detects an under-voltage condition. The management module may reset the under-voltage flag and may use the triggering of the under-voltage flag one or more times to determine whether to react through use of a SE management technique.Type: GrantFiled: March 20, 2012Date of Patent: October 4, 2016Assignee: NXP B.V.Inventors: Nicolas Garnier, Xavier Kerdreux, Fabien Boitard
-
Publication number: 20120260119Abstract: Various embodiments relate to an apparatus and associated method for a contactless front-end (CLF) managing a secure element (SE). When the SE receives a low power, a monitoring circuit in the CLF may monitor a power supplied to the SE. Upon detection of an under-voltage condition, the monitoring circuit may cause a management module in the CLF to react to the detected under-voltage condition with an SE management technique. The management module may enact the SE management technique through a separate communications interface connected to the SE. In some embodiments, the CLF may further comprise a register that maintains an under-voltage flag that is triggered when the monitoring circuit detects an under-voltage condition. The management module may reset the under-voltage flag and may use the triggering of the under-voltage flag one or more times to determine whether to react through use of a SE management technique.Type: ApplicationFiled: March 20, 2012Publication date: October 11, 2012Applicant: NXP B.V.Inventors: Nicolas Garnier, Xavier Kerdreux, Fabien Boitard
-
Patent number: 8067974Abstract: A signal transformation arrangement comprises a first input tap (1) to receive a first input signal (IN_P), a first output terminal (3) to provide a first output signal (OUT_P) and a first coupling circuit (10) which couples the first input tap (1) to a first energy storing device (11) depending on a first clock signal (CLK—1) and which couples the first energy storing device (11) to the first output terminal (3) depending on a first inverted clock signal (XCLK—1). The signal transformation arrangement further comprises a second coupling circuit (20) which couples the first input tap (1) to a second energy storing device (21) depending on a second clock signal (CLK—2) and which couples the second energy storing device (21) to the first output terminal (3) depending on a second inverted clock signal (XCLK—2).Type: GrantFiled: March 13, 2008Date of Patent: November 29, 2011Assignee: austriamicrosystems AGInventors: Herbert Lenhard, Josef Kriebernegg, Fabien Boitard
-
Publication number: 20100214003Abstract: A signal transformation arrangement comprises a first input tap (1) to receive a first input signal (IN_P), a first output terminal (3) to provide a first output signal (OUT_P) and a first coupling circuit (10) which couples the first input tap (1) to a first energy storing device (11) depending on a first clock signal (CLK—1) and which couples the first energy storing device (11) to the first output terminal (3) depending on a first inverted clock signal (XCLK—1). The signal transformation arrangement further comprises a second coupling circuit (20) which couples the first input tap (1) to a second energy storing device (21) depending on a second clock signal (CLK—2) and which couples the second energy storing device (21) to the first output terminal (3) depending on a second inverted clock signal (XCLK—2).Type: ApplicationFiled: March 13, 2008Publication date: August 26, 2010Inventors: Herbert Lenhard, Josef Kriebernegg, Fabien Boitard