Patents by Inventor Fabien Journet

Fabien Journet has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11663365
    Abstract: Authenticating a device using processing circuitry that generates fingerprints based on states of a plurality of nodes that are coupled to a plurality of circuits. A first fingerprint is generated at a first time based on first states of the plurality of nodes. A second fingerprint is generated at a second time based on second states of the plurality of nodes, the first fingerprint influencing the second states. Electronic data is obtained from the device to be authenticated. The electronic data is compared with a fingerprint generated and a determination whether to authorize operation of the device is made based on a result of the comparison.
    Type: Grant
    Filed: July 14, 2020
    Date of Patent: May 30, 2023
    Assignees: STMICROELECTRONICS (ROUSSET) SAS, STMICROELECTRONICS (ALPS) SAS
    Inventors: Marc Benveniste, Fabien Journet, Fabrice Marinet
  • Publication number: 20220391171
    Abstract: In an embodiment, after a first phase of multiplication, in an electronic multiplication circuit, of a first operand by a second operand leading to a successive delivery of least significant words of the result of the first multiplication, a second multiplication, of the first operand by a supplementary operand is implemented in the electronic multiplication circuit, during a second phase of multiplication. The supplementary operands are not all identical.
    Type: Application
    Filed: May 13, 2022
    Publication date: December 8, 2022
    Inventors: Fabrice Romain, Fabien Journet
  • Patent number: 11436346
    Abstract: A method and device for protecting encrypted data are disclosed. In an embodiment an integrated circuit includes a secure module including a first register containing a first mask and a second register containing masked data, the first mask and the masked data forming a secret key and a processor configured to generate a second mask and mask the secret key with the second mask when the secret key is not used for an encryption operation and during reception of a validation signal, wherein the first and second registers are disposed in the secure module so that the outputs of the registers are not simultaneously optically viewable.
    Type: Grant
    Filed: May 4, 2020
    Date of Patent: September 6, 2022
    Assignees: STMICROELECTRONICS (GRENOBLE 2) SAS, STMICROELECTRONICS (ROUSSET) SAS
    Inventors: Fabien Journet, Yanis Linge
  • Publication number: 20210019448
    Abstract: Authenticating a device using processing circuitry that generates fingerprints based on states of a plurality of nodes that are coupled to a plurality of circuits. A first fingerprint is generated at a first time based on first states of the plurality of nodes. A second fingerprint is generated at a second time based on second states of the plurality of nodes, the first fingerprint influencing the second states. Electronic data is obtained from the device to be authenticated. The electronic data is compared with a fingerprint generated and a determination whether to authorize operation of the device is made based on a result of the comparison.
    Type: Application
    Filed: July 14, 2020
    Publication date: January 21, 2021
    Inventors: Marc BENVENISTE, Fabien JOURNET, Fabrice MARINET
  • Publication number: 20200364353
    Abstract: A method and device for protecting encrypted data are disclosed. In an embodiment an integrated circuit includes a secure module including a first register containing a first mask and a second register containing masked data, the first mask and the masked data forming a secret key and a processor configured to generate a second mask and mask the secret key with the second mask when the secret key is not used for an encryption operation and during reception of a validation signal, wherein the first and second registers are disposed in the secure module so that the outputs of the registers are not simultaneously optically viewable.
    Type: Application
    Filed: May 4, 2020
    Publication date: November 19, 2020
    Inventors: Fabien Journet, Yanis Linge
  • Patent number: 10067550
    Abstract: Dynamic power control embodiments concern a data processing pipeline. First and second pipeline stages respectively receive first and second clock signals. The first and second pipeline stages are configured to perform first and second operations respectively triggered by first timing edges of the first clock signal and second timing edges of the second clock signal. A clock controller is configured to generate the first and second clock signals. The clock controller is capable of operating in a first mode in which, during a first data processing cycle of the data processing pipeline, a first of the first timing edges is in-phase with a first of the second timing edges. The clock controller is also capable of operating in a second mode in which, during a second data processing cycle of the data processing pipeline, a second of the first timing edges is out of phase with a second of the second timing edges.
    Type: Grant
    Filed: August 31, 2016
    Date of Patent: September 4, 2018
    Assignee: STMicroelectronics (ALPS) SAS
    Inventor: Fabien Journet
  • Publication number: 20180004270
    Abstract: Dynamic power control embodiments concern a data processing pipeline. First and second pipeline stages respectively receive first and second clock signals. The first and second pipeline stages are configured to perform first and second operations respectively triggered by first timing edges of the first clock signal and second timing edges of the second clock signal. A clock controller is configured to generate the first and second clock signals. The clock controller is capable of operating in a first mode in which, during a first data processing cycle of the data processing pipeline, a first of the first timing edges is in-phase with a first of the second timing edges. The clock controller is also capable of operating in a second mode in which, during a second data processing cycle of the data processing pipeline, a second of the first timing edges is out of phase with a second of the second timing edges.
    Type: Application
    Filed: August 31, 2016
    Publication date: January 4, 2018
    Inventor: Fabien Journet
  • Patent number: 8941419
    Abstract: The invention concerns a device for providing a spread frequency clock signal, comprising: —an input (51) to receive a first clock signal having a first frequency; —a programmable clock divider (52) to generate the spread frequency clock signal from the first clock signal; —a first Feedback Shift Register (21), FSR, comprising at least one stage, the FSR being adapted to generate any of an odd number M of different values, the FSR being adapted to pseudo-randomly generate a first sequence of first output values, each corresponding to one of said M different values, and to provide a first output value, according to the sequence, during each clock cycle of the spread frequency clock signal; —a control unit (22) adapted to select a division factor of the programmable clock divider based on the first output value of the FSR during each clock cycle of the spread frequency clock signal; —an output (53) for providing the spread frequency clock signal.
    Type: Grant
    Filed: September 27, 2012
    Date of Patent: January 27, 2015
    Assignee: ST-Ericsson SA
    Inventor: Fabien Journet
  • Publication number: 20140247073
    Abstract: The invention concerns a device for providing a spread frequency clock signal, comprising: -an input (51) to receive a first clock signal having a first frequency; -a programmable clock divider (52) to generate the spread frequency clock signal from the first clock signal; -a first Feedback Shift Register (21), FSR, comprising at least one stage, the FSR being adapted to generate any of an odd number M of different values, the FSR being adapted to pseudo-randomly generate a first sequence of first output values, each corresponding to one of said M different values, and to provide a first output value, according to the sequence, during each clock cycle of the spread frequency clock signal; -a control unit (22) adapted to select a division factor of the programmable clock divider based on the first output value of the FSR during each clock cycle of the spread frequency clock signal; -an output (53) for providing the spread frequency clock signal.
    Type: Application
    Filed: September 27, 2012
    Publication date: September 4, 2014
    Inventor: Fabien Journet