Patents by Inventor Fairchild Semiconductor Corporation
Fairchild Semiconductor Corporation has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140048869Abstract: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed.Type: ApplicationFiled: November 2, 2012Publication date: February 20, 2014Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: FAIRCHILD SEMICONDUCTOR CORPORATION
-
Publication number: 20130307342Abstract: An example system may comprise at least one solar panel including a plurality of photovoltaic cells, wherein the photovoltaic cells are grouped into at least a first group of cells and a second group of cells. The first and second groups of cells may be coupled in series to a DC bus to deliver DC voltage and power to the DC bus. The system may further include first power conversion circuitry configured to generate power from the first group of cells and second power conversion circuitry configured to generate power from the second group of cells, and inverter circuitry coupled to the DC bus and configured to generate AC power from the DC bus. The first power conversion circuitry may be configured to automatically adjust at least one of an output voltage or power delivered to the DC bus based on an operating point of the second power conversion circuitry.Type: ApplicationFiled: November 7, 2012Publication date: November 21, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130224922Abstract: UMOS (U-shaped trench MOSFET) semiconductor devices that have been formed using low temperature processes are described. The source region of the UMOS structure can be formed before the etch processes that are used to create the trench, allowing low-temperature materials to be incorporated into the semiconductor device from the creation of the gate oxide layer oxidation forward. Thus, the source drive-in and activation processing that are typically performed after the trench etch can be eliminated. The resulting UMOS structures contain a trench structure with both a gate insulting layer comprising a low temperature dielectric material and a gate conductor comprising a low temperature conductive material. Forming the source region before the trench etch can reduce the problems resulting from high temperature processes, and can reduce auto doping, improve threshold voltage control, reduce void creation, and enable incorporation of materials such as silicides that cannot survive high temperature processing.Type: ApplicationFiled: April 18, 2013Publication date: August 29, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130222046Abstract: This document discusses, among other things, a modified binary search configured to identify monotonic transfer function active region boundaries. The modified binary search can avoid false results outside of the active region of the monotonic transfer function.Type: ApplicationFiled: February 14, 2013Publication date: August 29, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130221905Abstract: According to one aspect of the present disclosure, there is provided a battery charging system. The battery charging system includes battery charging circuitry configured to provide charging current to a battery. The battery charging system further includes feedback circuitry configured to generate a feedback signal indicative of a battery charging condition, wherein the battery charging system is configured to control the battery charging current based on, at least in part, the feedback signal. The battery charging system further includes feed forward circuitry configured to adjust the feedback signal to decrease battery charging current when a decrease in battery current draw exceeds a threshold, and wherein the feed forward circuitry is configured to decrease the battery charging current faster than the feedback circuitry.Type: ApplicationFiled: February 22, 2013Publication date: August 29, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130207186Abstract: A semiconductor device can include a source region near a working top surface of a semiconductor region. The device can also include a gate located above the working top surface and located laterally between the source and a drain region. The source region and the gate can at least partially laterally overlap a body region near the working top surface. The source region can include a first portion having the first conductivity type, a second portion having a second conductivity type, and a third portion having the second conductivity type. The second portion can be located laterally between the first and third portions and can penetrate into the semiconductor region to a greater depth than the third portion but no more than the first portion. The lateral location of the third portion can be determined at least in part using the lateral location of the gate.Type: ApplicationFiled: January 28, 2013Publication date: August 15, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130187173Abstract: In one general aspect, a silicon carbide bipolar junction transistor (BJT) can include a collector region, a base region on the collector region, and an emitter region on the base region. The silicon carbide BJT can include a base contact electrically contacting the base region where the base region having an active part interfacing the emitter region. The silicon carbide BJT can also include an intermediate region of semiconductor material having at least a part extending from the active part of the base region to the base contact where the intermediate region having a doping level higher than a doping level of the active part of the base region.Type: ApplicationFiled: January 11, 2013Publication date: July 25, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130181282Abstract: A field effect transistor includes a plurality of trenches extending into a semiconductor region of a first conductivity type. The plurality of trenches includes a plurality of gated trenches and a plurality of non-gated trenches. A body region of a second conductivity extends in the semiconductor region between adjacent trenches. A dielectric material fills a bottom portion of each of the gated and non-gated trenches. A gate electrode is disposed in each gated trench. A conductive material of the second conductivity type is disposed in each non-gated trench such that the conductive material and contacts corresponding body regions along sidewalls of the non-gated trench.Type: ApplicationFiled: October 1, 2012Publication date: July 18, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130176755Abstract: This document discloses, among other things, apparatus and methods for dimmer control. In an apparatus example, a circuit can include an input configured to receive a control signal, a controller configured to modulate a pulse width of a pulse train using the control signal when the controller is enabled, an output configured to provide the pulse train to a driver, and first and second current limit detectors configured to receive load current information of the driver and to terminate an active pulse of the controller when a value of the load current information exceeds a threshold.Type: ApplicationFiled: January 10, 2013Publication date: July 11, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130169059Abstract: Generally, this disclosure provides systems, methods and platforms for power multiplexer switching operations. The system may include a near field communication (NFC) module configured to receive power through a radio frequency (RF) channel; a subscriber identity module (SIM) circuit configured with a supply voltage port; and a power multiplexer circuit configured to controllably couple the SIM circuit supply voltage port to the NFC module, wherein the NFC module provides a supply voltage to the SIM circuit such that the SIM circuit is operable in the absence of primary device power source.Type: ApplicationFiled: November 23, 2012Publication date: July 4, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130126910Abstract: In at least one aspect, an apparatus can include a silicon carbide material, a base contact disposed on a first portion of the silicon carbide material, and an emitter contact disposed on a second portion of the silicon carbide material. The apparatus can also include a dielectric layer disposed on the silicon carbide material and disposed between the base contact and the emitter contact, and a surface electrode disposed on the dielectric layer and separate from the base contact and the emitter contact.Type: ApplicationFiled: January 11, 2013Publication date: May 23, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: FAIRCHILD SEMICONDUCTOR CORPORATION
-
Publication number: 20130119467Abstract: A DMOS transistor is fabricated with its source/body/deep body regions formed on the walls of a first set of trenches, and its drain regions formed on the walls of a different set of trenches. A gate region that is formed in a yet another set of trenches can be biased to allow carriers to flow from the source to the drain. Lateral current low from source/body regions on trench walls increases the active channel perimeter to a value well above the amount that would be present if the device was fabricated on just the surface of the wafer. Masking is avoided while open trenches are present. A transistor with a very low on-resistance per unit area is obtained.Type: ApplicationFiled: December 10, 2012Publication date: May 16, 2013Applicant: Fairchild Semiconductor CorporationInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130087809Abstract: A method of manufacturing a silicon carbide (SiC) bipolar junction transistor (BJT) and a SiC BJT are provided. The SiC BJT comprises an emitter region, a base region and a collector region. The collector region is arranged on a substrate having an off-axis orientation of about 4 degrees or lower. Further, a defect termination layer (DTL) is arranged between the substrate and the collector region. A thickness and a doping level of the DTL are configured to terminate basal plane dislocations in the DTL and reduce the growth of defects from the DTL to the collector region. At least some of the embodiments are advantageous in that SiC BJTs with improved stability are provided. Further, a method of evaluating the degradation performance of a SiC BJT is provided.Type: ApplicationFiled: November 29, 2012Publication date: April 11, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: FAIRCHILD SEMICONDUCTOR CORPORATION
-
Publication number: 20130087808Abstract: New designs for silicon carbide (SiC) bipolar junction transistors (BJTs) and new methods of manufacturing such SiC BJTs are provided. The SiC BJT can include a collector region, a base region, and an emitter region where the collector region, the base region, and the emitter region are arranged as a stack. The emitter region can form an elevated structure defined by outer sidewalls disposed on the stack. The base region can have a portion interfacing the emitter region and defining an intrinsic base region. The intrinsic base region can include a first portion laterally spaced away from the outer sidewalls of the emitter region by a second portion of the base region that has a dopant dose higher than a dopant dose of the first portion.Type: ApplicationFiled: November 28, 2012Publication date: April 11, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: Fairchild Semiconductor Corporation
-
Publication number: 20130026563Abstract: A semiconductor structure comprises trenches extending into a semiconductor region. Portions of the semiconductor region extend between adjacent trenches forming mesa regions. A gate electrode is in each trench. Well regions of a first conductivity type extend in the semiconductor region between adjacent trenches. Source regions of a second conductivity type are in the well regions. Heavy body regions of the first conductivity type are in the well regions. The source regions and the heavy body regions are adjacent trench sidewalls, and the heavy body regions extend over the source regions along the trench sidewalls to a top surface of the mesa regions.Type: ApplicationFiled: October 1, 2012Publication date: January 31, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: FAIRCHILD SEMICONDUCTOR CORPORATION
-
Publication number: 20130020611Abstract: A semiconductor device and a method of forming a structure in a target substrate for manufacturing a semiconductor device is provided. The method comprises the step of providing a masking layer on the target substrate and providing a stair-like profile in the masking layer such that the height of a step of the stair-like profile is smaller than the thickness of the masking layer. Further, the method comprises the step of performing anisotropic etching of the masking layer and the target substrate simultaneously such that a structure having a stair-like profile is formed in the target substrate. The semiconductor device comprises a target substrate including a first region made of a first type of semiconductor material and a second region made of a second type of semiconductor material.Type: ApplicationFiled: September 27, 2012Publication date: January 24, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: Fairchild Semiconductor Corporation