Patents by Inventor Feng Min
Feng Min has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250131960Abstract: A TCAM comprises multiple first search lines, multiple second search lines, multiple memory cell strings, and one or more current sensing units coupled to the plurality of memory cell strings. Each memory cell string comprises multiple memory cells. Each memory cell string comprises at least four transistors serially connected as a NAND memory string, and two transistors of the at least four transistors form each memory cell. One, of the two transistors in each memory cell, coupled to one of the first search lines is a first transistor, and the other one, of the two transistors in each memory cell, coupled to one of the second search lines is a second transistor. The multiple first search lines are arranged consecutively, and the multiple second search lines are arranged consecutively.Type: ApplicationFiled: December 23, 2024Publication date: April 24, 2025Inventors: Po-Hao TSENG, Feng-Min LEE, Ming-Hsiu LEE
-
Patent number: 12277968Abstract: An in-memory computation device includes multiple computation blocks, a first reference weight block, and an output result generator. The computation blocks have multiple weighting values, receive multiple input signals respectively, and generate multiple computation results. Each of the computation blocks generates each of the computation results according to each of the corresponding input signals and corresponding weighting values. The first reference weight block provides a first reference resistance according to multiple reference weighting values and generates a first reference signal according to the first reference resistance and a read voltage. The output result generator generates multiple output computation results according to the first reference signal and the computation results.Type: GrantFiled: June 7, 2023Date of Patent: April 15, 2025Assignee: MACRONIX International Co., Ltd.Inventors: Yu-Yu Lin, Feng-Min Lee
-
Publication number: 20250111874Abstract: A reservoir device, comprises a first transistor and a second transistor. A gate of the first transistor is coupled to a write word line, a drain of the first transistor is coupled to a write bit line. A source of the second transistor is coupled to a read source line, a drain of the second transistor is coupled to a read bit line, and a gate of the second transistor is coupled to a source of the first transistor. A storage node is located on a coupling point between the gate of the second transistor and the source of the first transistor. The reservoir device selectively performs a write operation, a read operation or a refresh operation in response to an input voltage received by the write word line, the write bit line, the read source line and the read bit line respectively.Type: ApplicationFiled: September 28, 2023Publication date: April 3, 2025Inventors: Yu-Hsuan LIN, Feng-Min LEE, Ming-Hsiu LEE, Yu-Yu LIN
-
Publication number: 20250095720Abstract: A memory device includes a first memory cell performing a logic operation. The first memory cell includes first and second switches. The first switch writes a first weight bit into a first storage node. The second switch generates a first current signal according to the first weight bit and a first input bit. The second switch receives a first bit line signal carrying the first input bit and a first word line signal. A control terminal of the second switch is coupled to the first storage node. When the first input bit has a first logic value, the first bit line signal and the first word line signal has a first voltage level. When the first input bit has a second logic value, the first bit line signal has a second voltage level smaller than the first voltage level.Type: ApplicationFiled: September 19, 2023Publication date: March 20, 2025Inventors: Yu-Hsuan LIN, Yu-Yu LIN, Feng-Min LEE
-
Publication number: 20250086443Abstract: A universal memory device includes an array of universal memory cells. Each universal memory cell includes a write transistor and a read transistor. The write transistor has a gate terminal configured to receive a gate voltage to turn on or off the write transistor, a first terminal configured to receive a write voltage, and a second terminal coupled to a gate terminal of the read transistor. The read transistor includes a charge trap layer at the gate terminal of the read transistor. The charge trap layer is configured to: be unalterable when the first write voltage is applied at the first terminal of the write transistor, and be alterable when the second write voltage is applied at the first terminal of the write transistor to change a threshold voltage of the read transistor. The second write voltage is greater than the first write voltage.Type: ApplicationFiled: September 11, 2023Publication date: March 13, 2025Applicant: Macronix International Co., Ltd.Inventors: Feng-Min Lee, Po-Hao Tseng, Yu-Yu Lin, Ming-Hsiu Lee
-
Patent number: 12211550Abstract: A TCAM comprises a plurality of first search lines, a plurality of second search lines, a plurality of memory cell strings and one or more current sensing units. The memory cell strings comprise a plurality of memory cells. The current sensing units are coupled to the memory cell strings. In a search operation, a determination that whether any of the data stored in the memory cell strings matches a data string to be searched is made according to whether the one or more current sensing units detect current from the memory cell strings, or according to the magnitude of the current flowing out from the memory cell strings detected by the one or more current sensing units. Each memory cell includes a first transistor, a second transistor and an inverter. The first search line is coupled to the second search line by the inverter.Type: GrantFiled: January 24, 2024Date of Patent: January 28, 2025Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Feng-Min Lee, Ming-Hsiu Lee
-
Publication number: 20250022508Abstract: A memory device includes several computing memory cells each storing a weight value and comprising a first and a second switch elements and a first and a second resistors. The first switch element receives a sensing current and a first input signal related to the input value. The first resistor selectively receives the sensing current through the first switch element in response to the first input signal. The second switch element receives the sensing current and a second input signal related to the input value. The second resistor selectively receives the sensing current through the second switch element in response to the second input signal. When the sensing current flows through the first resistor or the second resistor, the computing memory cell generates a first voltage difference or a second voltage difference corresponding to an output value equal to product of an input value and a weight value.Type: ApplicationFiled: October 1, 2024Publication date: January 16, 2025Inventors: Yu-Yu LIN, Feng-Min LEE, Ming-Hsiu LEE
-
Publication number: 20250022510Abstract: A hybrid type content addressable memory for implementing in-memory-search and an operation method thereof are provided. The CAM includes a plurality of CAM strings and at least one sense amplifier circuit. Each of the CAM strings includes a plurality of CAM cells. The CAM cells store a plurality of existing data. The sense amplifier circuit is connected to the CAM strings. A plurality of search data are inputted to the CAM strings. A plurality of cell matching results obtained from the CAM cells in each of the CAM strings are integrated via an AND operation to obtain a string matching result. The string matching results obtained from the CAM strings are integrated via an OR operation.Type: ApplicationFiled: October 1, 2024Publication date: January 16, 2025Inventors: Po-Hao TSENG, Tian-Cih BO, Feng-Min LEE
-
Patent number: 12198757Abstract: A memory device and a method for operating the same are provided. The memory device includes a plurality of resistive memory cells and a control circuitry electrically connected to the plurality of resistive memory cells. The control circuitry provides operation modes to operate the plurality of resistive memory cells. The operation modes include a first program operation and a refresh operation. The first program operation includes applying a first program bias voltage to a selected resistive memory cell of the plurality of resistive memory cells to establish a low-resistance state in the selected resistive memory cell. The first program operation establishes a first threshold voltage in the memory device. The refresh operation includes applying a refresh bias voltage to the selected resistive memory cell to refresh the selected resistive memory cell. An absolute value of the refresh bias voltage is greater than the first threshold voltage.Type: GrantFiled: June 17, 2022Date of Patent: January 14, 2025Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Yu Lin, Feng-Min Lee, Ming-Hsiu Lee
-
Patent number: 12190941Abstract: A memory cell and a memory device are provided. The memory cell comprises: a write transistor; and a read transistor coupled to the write transistor, the write transistor and the read transistor coupled at a storage node, the storage node being for storing data; wherein, at least one among the write transistor and the read transistor includes a threshold voltage adjusting layer, and a threshold voltage of the write transistor and/or the read transistor is adjustable.Type: GrantFiled: December 28, 2022Date of Patent: January 7, 2025Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Feng-Min Lee
-
Patent number: 12183422Abstract: A memory device and an in-memory search method thereof are provided. The in-memory search method includes: providing, in a first stage, a first voltage or a second voltage to a word line of at least one target memory cell according to a logical status of searched data, and reading a first current; providing, in a second stage, a third voltage or a fourth voltage to the word line of the at least one target memory cell according to the logical status of the searched data, and reading a second current; and obtaining a search result according to a difference between the second current and the first current.Type: GrantFiled: February 9, 2023Date of Patent: December 31, 2024Assignee: MACRONIX International Co., Ltd.Inventors: Po-Hao Tseng, Feng-Min Lee, Tian-Cih Bo
-
Publication number: 20240410756Abstract: A proposed Raman measurement device has a housing, an optical module, and a measuring probe. The measuring probe is connected to the optical module which is installed in the housing. A part of the measuring probe protrudes from the housing. An open end of the measuring probe outputs an emitted light from a laser light source in the optical module and receives the Raman scattered light excited from a surface to be detected. The axial centerline of the measuring probe and any parallel line in the length direction of the housing include an angle of 15° to 50° and the effective focusing distance between the open end of the measuring probe and the surface to be detected is 7 mm to 9 mm.Type: ApplicationFiled: October 12, 2023Publication date: December 12, 2024Inventors: YU NIEN LU, FENG-MIN SHEN
-
Publication number: 20240412784Abstract: An in-memory computation device includes multiple computation blocks, a first reference weight block, and an output result generator. The computation blocks have multiple weighting values, receive multiple input signals respectively, and generate multiple computation results. Each of the computation blocks generates each of the computation results according to each of the corresponding input signals and corresponding weighting values. The first reference weight block provides a first reference resistance according to multiple reference weighting values and generates a first reference signal according to the first reference resistance and a read voltage. The output result generator generates multiple output computation results according to the first reference signal and the computation results.Type: ApplicationFiled: June 7, 2023Publication date: December 12, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Yu-Yu Lin, Feng-Min Lee
-
Patent number: 12159673Abstract: A memory cell for an analog content-addressable memory is provided. The memory cell includes an N-type transistor, a P-type transistor, and a current control circuit. The gate of the N-type transistor is configured to receive a first input signal. The gate of the P-type transistor is configured to receive a second input signal. The current control circuit is coupled to at least one of the N-type transistor and the P-type transistor. The current control circuit is configured to generate at least one passing current. When the input voltages of the first input signal and the second input signal are within a matching range, the N-type transistor and the P-type transistor are turned on, and the passing current is substantially a fixed current value. The matching range is related to the threshold voltages of the N-type transistor and the P-type transistor, and the fixed current value.Type: GrantFiled: July 19, 2023Date of Patent: December 3, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Feng-Min Lee, Ming-Hsiu Lee
-
Patent number: 12159672Abstract: A hybrid in-memory search (IMS) content addressable memory (CAM) cell includes: a first IMS CAM cell; and a second IMS CAM cell, coupled to the first IMS CAM cell. The first IMS CAM cell and the second IMS CAM cell are of different types. When the hybrid IMS CAM cell stores a storage data, the first IMS CAM cell stores a first part of the storage data and the second IMS CAM cell stores the storage data or a second part of the storage data.Type: GrantFiled: February 1, 2023Date of Patent: December 3, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Yu-Hsuan Lin, Tian-Cih Bo, Feng-Min Lee, Yu-Yu Lin
-
Patent number: 12159671Abstract: An in-dynamic memory search device and an operation method thereof are provided. The in-dynamic memory search device includes at least one word line, at least two bit lines, at least one match line, at least one unit cell, at least two search lines, at least one pre-charge unit and at least one sense unit. The unit cell includes two storage elements and two search transistors. Each of the storage elements includes a write transistor and a read transistor. The write transistor is connected to the word line and one of the bit lines. The read transistor is connected to the write transistor and the match line. The search transistors are respectively connected to the read transistors. The search lines are respectively connected to the search transistors. The pre-charge unit is connected to the match line. The sense unit is connected to the match line.Type: GrantFiled: February 6, 2023Date of Patent: December 3, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Feng-Min Lee, Yu-Hsuan Lin
-
Publication number: 20240386958Abstract: The application provides a content addressable memory (CAM) device and a method for searching and comparing data thereof. The CAM device comprises: a plurality of memory strings; and a sensing amplifier circuit coupled to the memory strings; wherein in data searching, a search data is compared with a storage data stored in the memory strings, the memory strings generate a plurality of string currents, the sensing amplifier circuit senses the string currents to generate a plurality of sensing results; based on the sensing results, a match degree between the search data and the storage data is determined as one of the follows: all-matched, partially-matched and all-mismatched.Type: ApplicationFiled: July 26, 2024Publication date: November 21, 2024Inventors: Po-Hao TSENG, Yu-Hsuan LIN, Feng-Min LEE, Yung-Chun LI
-
Patent number: 12142319Abstract: A hybrid type content addressable memory for implementing in-memory-search and an operation method thereof are provided. The CAM includes a plurality of CAM strings and at least one sense amplifier circuit. Each of the CAM strings includes a plurality of CAM cells. The CAM cells store a plurality of existing data. The sense amplifier circuit is connected to the CAM strings. A plurality of search data are inputted to the CAM strings. A plurality of cell matching results obtained from the CAM cells in each of the CAM strings are integrated via an AND operation to obtain a string matching result. The string matching results obtained from the CAM strings are integrated via an OR operation.Type: GrantFiled: June 22, 2022Date of Patent: November 12, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Tian-Cih Bo, Feng-Min Lee
-
Patent number: 12142316Abstract: A memory device includes a plurality of computing memory cells, each of which stores a weight value, receives an input value and generates an output value. Each of the computing memory cells includes a transistor connected to a bit line and a word line, receiving a sensing current through the bit line and receiving an input voltage through the word line. When the sensing current flows through the transistor, the computing memory cell generates a first voltage difference corresponding to the output value. The output value is equal to a product of the input value and the weight value.Type: GrantFiled: July 15, 2022Date of Patent: November 12, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Yu Lin, Feng-Min Lee, Ming-Hsiu Lee
-
Publication number: 20240371453Abstract: A memory device for performing an in-memory computation, comprising a plurality of memory cells each stores a weight value and comprises a transistor and a resistor. A gate of the transistor receives an input voltage, the input voltage indicates an input value. When the transistor operates at a first operating point, the input voltage is equal to a first input voltage, when the transistor operates at a second operating point, the input voltage is equal to a second input voltage. The resistor is connected to a drain and a source of the transistor, when the resistor operates in a first state, the weight value is equal to a first weight value, when the resistor operates in a second state, the weight value is equal to a second weight value. Each of the memory cells performs a product computation of the input value and the weight value.Type: ApplicationFiled: May 5, 2023Publication date: November 7, 2024Inventors: Yu-Yu LIN, Feng-Min LEE