Patents by Inventor Firas N. Abughazaleh
Firas N. Abughazaleh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11927493Abstract: A temperature sensor includes a sensing element and a load. Multiple different currents pass through the sensing element in a sequential manner. Based on each current that passes through the sensing element, the sensing element outputs a complementary-to-absolute-temperature (CTAT) voltage and another current. Further, the currents that pass through the sensing element and the currents that the sensing element output separately pass through the load and result in the generation of multiple load voltages across the load. A current density ratio of the temperature sensor is determined based on the load voltages generated across the load. Further, a temperature value indicative of a temperature sensed by the temperature sensor is generated based on the current density ratio and the CTAT voltages outputted by the sensing element based on the different currents that pass therethrough.Type: GrantFiled: December 14, 2021Date of Patent: March 12, 2024Assignee: NXP B.V.Inventors: Saurabh Goyal, Sanjay Kumar Wadhwa, Firas N. Abughazaleh, Atul Kumar
-
Publication number: 20230184594Abstract: A temperature sensor includes a sensing element and a load. Multiple different currents pass through the sensing element in a sequential manner. Based on each current that passes through the sensing element, the sensing element outputs a complementary-to-absolute-temperature (CTAT) voltage and another current. Further, the currents that pass through the sensing element and the currents that the sensing element output separately pass through the load and result in the generation of multiple load voltages across the load. A current density ratio of the temperature sensor is determined based on the load voltages generated across the load. Further, a temperature value indicative of a temperature sensed by the temperature sensor is generated based on the current density ratio and the CTAT voltages outputted by the sensing element based on the different currents that pass therethrough.Type: ApplicationFiled: December 14, 2021Publication date: June 15, 2023Inventors: Saurabh Goyal, Sanjay Kumar Wadhwa, Firas N. Abughazaleh, Atul Kumar
-
Patent number: 10998911Abstract: An apparatus is disclosed that includes a phase detector circuit for generating a first pulse signal based on first and second input clock signals. A first circuit adjusts the first pulse signal by delaying transmission of a leading edge of the first pulse signal, but not a trailing edge of the first pulse signal. A charge pump circuit charges or discharges a capacitor based on the adjusted first pulse signal, and a voltage controlled oscillator (VCO) circuit generates an output clock signal with a frequency that depends on a voltage on the capacitor.Type: GrantFiled: December 30, 2019Date of Patent: May 4, 2021Assignee: NXP USA, Inc.Inventors: Firas N. Abughazaleh, David Bearden
-
Patent number: 10819355Abstract: A phase to digital converter (PDC) generates a digital output that represents a phase difference between first and second clocks. The PDC includes a gated ring oscillator (GRO), which includes N signal delay elements coupled together in a ring via a logic gate, wherein a 1st signal delay element of the ring comprises an input coupled to an output of the logic gate, and wherein a Nth signal delay element of the ring comprises an output coupled to a first input of the logic gate. A convertor is coupled to the GRO and configured to generate low order bits of the digital output based on outputs of the logic gate and the N signal delay elements. A first counter includes an input coupled to an output of one of the N signal delay elements or the logic gate, wherein the first counter is configured to generate a first digital counter value.Type: GrantFiled: September 24, 2019Date of Patent: October 27, 2020Assignee: NXP USA, Inc.Inventors: Firas N. Abughazaleh, David Bearden, James Andrew Welker, Huy Nguyen, Venkatarama Mohanareddy Mooraka
-
Patent number: 10386243Abstract: An on-chip temperature sensor generates a proportional to absolute temperature current and sloped bandgap reference current with transistor offset cancelled using chopping circuitry and dynamic element matching circuitry with resistor-based current mirrors. A digital successive approximation register (SAR) code provided to a digital to analog converter (DAC) is adjusted until current output by the DAC matches the PTAT current.Type: GrantFiled: November 28, 2016Date of Patent: August 20, 2019Assignee: NXP USA, Inc.Inventors: Firas N. Abughazaleh, Venkata Rama Mohan Reddy Mooraka
-
Patent number: 10352782Abstract: An integrated circuit die that includes a temperature monitoring system that obtains measured temperature data from on die temperature sensors during a mode when power is not being supplied to a system controller of the die. After the system controller is powered up, the system controller obtains the measured temperature data. This system and method can be useful in that heat from a powered up system controller does not affect the temperature readings of the temperature monitoring system.Type: GrantFiled: March 6, 2017Date of Patent: July 16, 2019Assignee: NXP USA, INC.Inventors: Tommi Jorma Mikael Jokinen, Firas N. Abughazaleh
-
Publication number: 20180252597Abstract: An integrated circuit die that includes a temperature monitoring system that obtains measured temperature data from on die temperature sensors during a mode when power is not being supplied to a system controller of the die. After the system controller is powered up, the system controller obtains the measured temperature data. This system and method can be useful in that heat from a powered up system controller does not affect the temperature readings of the temperature monitoring system.Type: ApplicationFiled: March 6, 2017Publication date: September 6, 2018Inventors: TOMMI JORMA MIKAEL JOKINEN, FIRAS N. ABUGHAZALEH
-
Publication number: 20180149526Abstract: An on-chip temperature sensor generates a proportional to absolute temperature current and sloped bandgap reference current with transistor offset cancelled using chopping circuitry and dynamic element matching circuitry with resistor-based current mirrors. A digital successive approximation register (SAR) code provided to a digital to analog converter (DAC) is adjusted until current output by the DAC matches the PTAT current.Type: ApplicationFiled: November 28, 2016Publication date: May 31, 2018Inventors: FIRAS N. ABUGHAZALEH, VENKATA RAMA MOHAN REDDY MOORAKA
-
Patent number: 9941852Abstract: A semiconductor device includes an operational transconductance amplifier (OTA) with a matched pair of transistors including a first transistor and a second transistor, and configuration units that include a first set of switches, a second set of switches, and an input transistor. Gain adjustment circuitry is coupled to adjust gain of the OTA. Measurement circuitry is coupled to measure offset in the OTA. Control logic is configured to operate the first and second sets of switches to couple input transistors of a first group of the configuration units to the first transistor of the matched pair of transistors, and to couple input transistors of a remaining group of the configuration units to the second transistor of the matched pair of transistors. Settings of the first and second sets of switches are selected to minimize the offset.Type: GrantFiled: September 28, 2016Date of Patent: April 10, 2018Assignee: NXP USA, Inc.Inventor: Firas N. Abughazaleh
-
Publication number: 20180091105Abstract: A semiconductor device includes an operational transconductance amplifier (OTA) with a matched pair of transistors including a first transistor and a second transistor, and configuration units that include a first set of switches, a second set of switches, and an input transistor. Gain adjustment circuitry is coupled to adjust gain of the OTA. Measurement circuitry is coupled to measure offset in the OTA. Control logic is configured to operate the first and second sets of switches to couple input transistors of a first group of the configuration units to the first transistor of the matched pair of transistors, and to couple input transistors of a remaining group of the configuration units to the second transistor of the matched pair of transistors. Settings of the first and second sets of switches are selected to minimize the offset.Type: ApplicationFiled: September 28, 2016Publication date: March 29, 2018Inventor: FIRAS N. ABUGHAZALEH
-
Patent number: 9634561Abstract: A charge pump includes a charge pump core circuit, a replica bias circuit, and a differential amplifier. The charge pump core circuit includes current source and sink circuits for charging and discharging an output node of the charge pump core circuit. The current source and current sink circuits are user programmable using bit signals to adjust a bandwidth and a phase margin of a phase-locked loop (PLL) that includes the charge pump. An impedance of the replica bias circuit varies based on the bit signals. The differential amplifier and the replica bias circuit form a feedback loop that reduces current mismatch between the current source and sink circuits.Type: GrantFiled: January 7, 2016Date of Patent: April 25, 2017Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Anand Kumar Sinha, Firas N. Abughazaleh, Devesh P. Singh, Sanjay K. Wadhwa
-
Patent number: 9490824Abstract: A phase-locked loop (PLL) for generating an oscillating signal includes a frequency bounding circuit. When a frequency of the oscillating signal is greater than a first threshold value, which is greater than a maximum normal operational frequency of the PLL, the frequency bounding circuit forces a charge pump to discharge a loop filter until the oscillating signal frequency is less than a second threshold value that is within the normal operational frequency range of the PLL. When the frequency of the oscillating signal is less than a third threshold value, which is less than a minimum normal operational frequency of the PLL, the frequency bounding circuit forces the charge pump to charge the loop filter until the oscillating signal frequency is greater than a fourth threshold value that is within the normal operational frequency range of the PLL.Type: GrantFiled: January 19, 2016Date of Patent: November 8, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Devesh P. Singh, Firas N. Abughazaleh, Anand Kumar Sinha, Sanjay K. Wadhwa
-
Patent number: 7888202Abstract: A method and apparatus for reducing parasitic capacitance. A P-well blocked layer is formed directly beneath a parasitic device. The P-well blocked layer significantly increases the resistance underneath the parasitic device. The resistance of the P-well blocked layer, in effect, partially disconnects the parasitic device from the ground terminal to minimize the effective capacitive impedance that is added to the total termination impedance.Type: GrantFiled: September 14, 2009Date of Patent: February 15, 2011Assignee: Xilinx, Inc.Inventors: Firas N. Abughazaleh, Brian T. Brunn
-
Patent number: 7619298Abstract: A method and apparatus for reducing parasitic capacitance. A P-well blocked layer is formed directly beneath a parasitic device. The P-well blocked layer significantly increases the resistance underneath the parasitic device. The resistance of the P-well blocked layer, in effect, partially disconnects the parasitic device from the ground terminal to minimize the effective capacitive impedance that is added to the total termination impedance.Type: GrantFiled: March 31, 2005Date of Patent: November 17, 2009Assignee: Xilinx, Inc.Inventors: Firas N. Abughazaleh, Brian T. Brunn
-
Patent number: 7541652Abstract: An integrated circuit includes a substrate, a noise sensitive circuit, and a first low impedance guard ring. The substrate includes a well-doped blocking ring that at least partially surrounds the noise sensitive circuit. The noise sensitive circuit is fabricated on the substrate. The first low impedance guard ring is fabricated on the substrate to at least partially surround the well-doped blocking ring, wherein the first low impedance guard ring is operably coupled to a first circuit ground, wherein impedance of the first low impedance guard ring is substantially less than impedance of the well-doped blocking ring.Type: GrantFiled: May 5, 2004Date of Patent: June 2, 2009Assignee: XILINX, Inc.Inventor: Firas N. Abughazaleh
-
Patent number: 7512848Abstract: A clock and data recovery circuit includes even and odd latches, a detection module, a clock recovery module, a compensating module, and a data recovery module. The even and odd latches are operably coupled to latch even and odd bits of a digital stream of data based on a recovered clock to produce even and odd latched bits. The detection module is operably coupled to produce a phase representative pulse stream based on the even and odd latched bits. The clock recovery module is operably coupled to produce the recovered clock based on the phase representative pulse stream. The compensating module is operably coupled to adjust biasing of the even and odd latches based on operating parameter changes of the clock and data recovery circuit. The data recovery module is operably coupled to produce recovered data from the even and odd latched bits based on the recovered clock.Type: GrantFiled: September 29, 2004Date of Patent: March 31, 2009Assignee: Xilinx, Inc.Inventor: Firas N. Abughazaleh
-
Patent number: 7505541Abstract: The multi-mode phase and data detector includes a phase detector and a charge pump. A plurality of latching blocks clocked on complimentary phases of a feedback signal produces a plurality of phase and transition signals. Based on a selectable bias level, latched comparators in the latching blocks operate to detect the multi-level input data signal as it crosses a plurality of threshold levels. Logic within the multi-mode phase and data detector selects subsets of exclusive OR gates from sets of exclusive OR gates and subsets of the latching comparators to place the multi-mode phase and data detector in one of a PAM-4, NRZ, or PRML mode of operation. The logic further selects subsets of latched comparators from the plurality of parallel coupled latches to further define the mode of operation of the multi-mode phase and data detector.Type: GrantFiled: April 5, 2005Date of Patent: March 17, 2009Assignee: Xilinx, Inc.Inventors: Brian T. Brunn, Firas N. Abughazaleh
-
Patent number: 7184511Abstract: A data density independent clock and data recovery system includes a lock phase adjust charge pump operably coupled to receive phase information and transition information from a phase detector and to produce a current signal, responsive to the phase information and transition information, to a loop filter that converts the current signal to a control voltage signal operably coupled to a voltage controlled oscillator that produces a clock signal to the phase detector based on the control voltage signal. The lock phase adjust charge pump includes a phase charge pump, a transition charge pump, a programmable DC bias current sink, and two programmable offset bias current sinks. The transition charge pump includes a programmable transition current sink. The control logic operates under external control to adjust the currents conducted by the transition charge pump, the programmable DC bias current sink, and the two programmable offset bias current sinks.Type: GrantFiled: February 17, 2005Date of Patent: February 27, 2007Assignee: Xilinx, Inc.Inventors: Ahmed Younis, Firas N. Abughazaleh
-
Patent number: 7058120Abstract: A transceiver includes a receiver section and a transmitter section. The receiver section includes a clocking circuit, a serial-to-parallel module, and compensation. The transmitter section includes a clocking circuit, parallel-to-serial module, and compensation. The compensation within the receiver section and transmitter section compensates for integrated circuit (IC) processing limits and/or integrated circuit (IC) fabrication limits within the clocking circuits, serial-to-parallel module, and parallel-to-serial module that would otherwise limit the speed at which the transceiver could transport data.Type: GrantFiled: January 18, 2002Date of Patent: June 6, 2006Assignee: Xilinx, Inc.Inventors: Jinghui Lu, Shahriar Rokhsaz, Stephen D. Anderson, Michael A. Nix, Ahmed Younis, Michael Ren Kent, Yvette P. Lee, Firas N. Abughazaleh, Brian T. Brunn, Moises E. Robinson, Kazi S. Hossain
-
Patent number: 6642788Abstract: A differential amplifier amplifies input signals and includes first and second differential input transistor pairs. The first input pair controls output voltages by adjusting sink currents coupled to the outputs. The second pair of transistors compliments the first pair by dynamically adjusting a current sourced to the outputs. A common mode circuit has also been described that adjusts both the current sourced to the outputs and the sink currents. In one embodiment, the amplifier is fully differential and controls both current source transistors and current sink transistors coupled to the amplifiers outputs.Type: GrantFiled: November 5, 2001Date of Patent: November 4, 2003Assignee: Xilinx, Inc.Inventor: Firas N. Abughazaleh