Abstract: The timing margin of various signal paths in an integrated circuit is monitored by components on the integrated circuit itself. Path margin monitor (PMM) circuits on the integrated circuit receive (a) functional signals propagating along signal paths in the integrated circuit, and (b) corresponding clock signals that are used to clock the functional signals. The PMM circuits output signals (PMM signals) which are indicative of the actual timing margins for the signal paths. For convenience, these will be referred to as path margins. A controller is also integrated on the integrated circuit. The controller controls the PMM circuits. It also receives and analyzes the PMM signals to monitor the path margins across the integrated circuit. Automated software is used to automatically insert instances of the PMM circuits into the design of the integrated circuit. The controller may also be automatically configured and inserted into the design.

Abstract: The timing margin of various signal paths in an integrated circuit is monitored by components on the integrated circuit itself. Path margin monitor (PMM) circuits on the integrated circuit receive (a) functional signals propagating along signal paths in the integrated circuit, and (b) corresponding clock signals that are used to clock the functional signals. The PMM circuits output signals (PMM signals) which are indicative of the actual timing margins for the signal paths. For convenience, these will be referred to as path margins. A controller is also integrated on the integrated circuit. The controller controls the PMM circuits. It also receives and analyzes the PMM signals to monitor the path margins across the integrated circuit. Automated software is used to automatically insert instances of the PMM circuits into the design of the integrated circuit. The controller may also be automatically configured and inserted into the design.

Abstract: A system includes a first group of transmit electrodes configured to be driven from a first side of a capacitive touch panel and a second group of transmit electrodes configured to be driven from a second side of the panel. The system also includes receive electrodes and a controller operatively coupled with the transmit electrodes and the receive electrodes. The controller is operable to dynamically configure the transmit electrodes and the receive electrodes to compensate for phase delays introduced by driving the transmit electrodes from different sides of the panel. A method includes driving a first group of transmit electrodes from a first side of a capacitive touch panel, driving a second group of transmit electrodes from a second side of the panel, and dynamically configuring the transmit electrodes and receive electrodes to compensate for phase delays introduced by driving the transmit electrodes from different sides of the panel.

Abstract: A system includes a first group of transmit electrodes configured to be driven from a first side of a capacitive touch panel and a second group of transmit electrodes configured to be driven from a second side of the panel. The system also includes receive electrodes and a controller operatively coupled with the transmit electrodes and the receive electrodes. The controller is operable to dynamically configure the transmit electrodes and the receive electrodes to compensate for phase delays introduced by driving the transmit electrodes from different sides of the panel. A method includes driving a first group of transmit electrodes from a first side of a capacitive touch panel, driving a second group of transmit electrodes from a second side of the panel, and dynamically configuring the transmit electrodes and receive electrodes to compensate for phase delays introduced by driving the transmit electrodes from different sides of the panel.

Abstract: A convolutional decoder for a wired or wireless receiver receiving an encoded datastream. The branch and path metric components compute branch and path metrics for the encoded datastream stream. The traceback unit couples to the path metric component to trace in each traceback interval a single path through the path metrics to determine correction factors for decoding at least two corresponding successive sub-symbols/symbols from the encoded datastream in each traceback interval.

Abstract: The current invention provides a DSP which accommodates multiple current X-DSL protocols and is further configurable to support future protocols. The DSP is implemented with shared and dedicated hardware components on both the transmit and receive paths. The DSP implements both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) portions across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session. The DSP offers the speed associated with hardware implementation of the transforms and the flexibility of a software only implementation. Traffic flow is regulated in the chip using a packet based schema in which each packet is associated with a specific channel of upstream and downstream data. Header and control information in each packet is used to govern the processing of each packet as it moves along either the transmit path or receive path.

Abstract: A method and apparatus for digital subscriber line (xDSL) communications between one or more digital signal processors (DSPs) and analog front ends (AFEs) each coupled to corresponding subscriber line(s). The apparatus transports channels of data between subscribers and the DSP(s). The apparatus includes a bus for the transport of digital data, a DSP AFE interfaces. The DSP interfaces couples the DSP to the bus. The DSP interface accepts downstream channels of digital data from the DSP and transmits packets each associated with a corresponding one of the downstream channels to the bus. Each of the packets identifies a targeted AFEs coupled to a selected one of the subscriber lines. The AFE interfaces each couple an associated one of the AFEs to the bus. Each of the AFE interfaces transmits selected packets to a selected one of the subscriber lines for the transport to the subscriber.

Abstract: The current invention provides a digital signal processor which supports multiple X-DSL protocols and a multiplicity of channels on a single chip. Each channel is packetized and each packet includes control information for controlling the performance of the components/modules on the transmit and receive path. Further flexibility is derived from an architecture which incorporates discrete and shared modules on the transmit path and the receive path. The transmit path and receive path modules are collectively controlled by control information in selected ones of the packets and operate on each channel's packets at an appropriate rate, and protocol for the channel. A digital signal processor (DSP) is disclosed which incorporates these features. The DSP exhibits a favorable form factor, and flexibility as to protocols and line codes, and numbers of channels supported.

Abstract: Disclosed is a peripheral device for reliably detecting synchronization patterns in CD-ROM media. The peripheral device has an internal circuitry for controlling and processing data that is read from a medium of the peripheral device is disclosed. The peripheral device comprises a digital signal processor, a decoder circuit, and a state machine. The digital signal processor is configured to receive the data that is being read from the medium of the peripheral device. The decoder circuit is coupled to the digital signal processor and forms a part of the internal circuitry. Further, the decoder circuit includes an internal RAM that is configured to store a sector of the data including a current sync pattern and a next sync pattern. The state machine resides in the decoder for analyzing the current sync pattern and the next sync pattern of the sector of the data. In the analysis mode, the state code is configured to determine whether a fatal error is present in the data.

Abstract: A device for detecting and correcting errors in error correction coded (ECC) data blocks that are read sequentially from a DVD medium is disclosed. Each ECC data block is defined as a two dimensional block of a plurality of columns and rows. Each of the ECC data blocks is read from the DVD medium sequentially in rows. The device includes row correction circuitry, a buffer, column correction circuitry, and repeat correction circuitry. The row correction circuitry is configured to sequentially receive the rows of an ECC data block for detecting and correcting up to a first predetermined number of errors in each of the received rows. The buffer is coupled to the row correction circuitry for receiving the error corrected rows of the ECC data block as a receiving buffer. The buffer also stores the ECC data block as a correction buffer when all the rows of the ECC data block have received.

Abstract: Disclosed is a device for performing a header and row correction on rows of sector data that are read sequentially from a DVD medium. The device includes a pair of row buffers, a syndrome generator, and an error correction circuitry. The pair of row buffers sequentially receives and stores a current row of the sector data. When one buffer is receiving a next row of the sector data and is functioning as a receive buffer, the other buffer stores the current row of the sector data and functions as a correction buffer to be used in error correction. The syndrome generator receives the current row of the sector data and is configured to sequentially generate a row syndrome for the current row. The row syndrome is configured to indicates whether an error is present in the current row that is stored in the correction buffer. The error correction circuitry is coupled to the syndrome generator and is configured to receive the row syndrome associated with the current row that is stored in the correction buffer.

Abstract: Disclosed is a peripheral device for reliably detecting synchronization patterns in CD-ROM media. The peripheral device has an internal circuitry for controlling and processing data that is read from a medium of the peripheral device is disclosed. The peripheral device comprises a digital signal processor, a decoder circuit, and a state machine. The digital signal processor is configured to receive the data that is being read from the medium of the peripheral device. The decoder circuit is coupled to the digital signal processor and forms a part of the internal circuitry. Further, the decoder circuit includes an internal RAM that is configured to store a sector of the data including a current sync pattern and a next sync pattern. The state machine resides in the decoder for analyzing the current sync pattern and the next sync pattern of the sector of the data. In the analysis mode, the state code is configured to determine whether a fatal error is present in the data.

Abstract: A method for orienting a dual mouse optical scanner on an orthogonal grid pattern comprising the steps of (a) placing a dual mouse scanner on a grid pattern at a small angle to the vertical lines of the grid pattern and commencing motion detection with the two mice, (b) setting the coordinate position of each mouse at (0,0), (c) rotating the scanner in a predetermined manner while measuring the vertical distance on the grid pattern between the two mice for each new position of the scanner, (d) determining an average scanner position amongst all scanner positions having the same maximum vertical grid distance between the mice, and (e) establishing the coordinate position of one mouse at the average scanner position as the origin of a coordinate system in the memory of a computer in communication with the scanner and the vertical line closest to the origin and the coordinate position of the other mouse as the vertical axis of the coordinate system.