Patents by Inventor Francesca Girardi
Francesca Girardi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9667268Abstract: An analog input voltage is converted to a digital code by, generating a first set of confirmed bits based on a first series of comparisons of an output of a digital-to-analog converter with the analog input voltage and generating a second set of confirmed bits based on a second series of comparisons of the output of the digital-to-analog converter with the analog input voltage. The first set of confirmed bits is independent of the second series of comparisons. The bits of the digital output code corresponding to the analog input voltage are generated based on the first set of confirmed bits, the second set of confirmed bits and a constant value representative of a voltage shift introduced in the digital-to-analog converter between the first series of comparisons and the second series of comparisons.Type: GrantFiled: August 31, 2016Date of Patent: May 30, 2017Assignee: STMicroelectronics International M.V.Inventors: Francesca Girardi, Alberto Minuti, Germano Nicollini, Marco Zamprogno
-
Publication number: 20160373129Abstract: An analog input voltage is converted to a digital code by, generating a first set of confirmed bits based on a first series of comparisons of an output of a digital-to-analog converter with the analog input voltage and generating a second set of confirmed bits based on a second series of comparisons of the output of the digital-to-analog converter with the analog input voltage. The first set of confirmed bits is independent of the second series of comparisons. The bits of the digital output code corresponding to the analog input voltage are generated based on the first set of confirmed bits, the second set of confirmed bits and a constant value representative of a voltage shift introduced in the digital-to-analog converter between the first series of comparisons and the second series of comparisons.Type: ApplicationFiled: August 31, 2016Publication date: December 22, 2016Inventors: Francesca Girardi, Alberto Minuti, Germano Nicollini, Marco Zamprogno
-
Patent number: 9473162Abstract: An analog input voltage is converted to a digital code by, generating a first set of confirmed bits based on a first series of comparisons of an output of a digital-to-analog converter with the analog input voltage and generating a second set of confirmed bits based on a second series of comparisons of the output of the digital-to-analog converter with the analog input voltage. The first set of confirmed bits is independent of the second series of comparisons. The bits of the digital output code corresponding to the analog input voltage are generated based on the first set of confirmed bits, the second set of confirmed bits and a constant value representative of a voltage shift introduced in the digital-to-analog converter between the first series of comparisons and the second series of comparisons.Type: GrantFiled: December 3, 2014Date of Patent: October 18, 2016Assignee: STMicroelectronics International N.V.Inventors: Francesca Girardi, Alberto Minuti, Germano Nicollini, Marco Zamprogno
-
Patent number: 9219491Abstract: An electronic analog-to-digital conversion device includes an analog-to-digital conversion block having a first input for receiving a voltage signal to be converted based on a reference voltage signal provided to a second input, and an input block connected to the first input of the analog-to-digital conversion block. The input block receives an input signal at a first resistive network connected to a second resistive network, which is then connected to a reference potential. The input block also includes an active network connected between an output of the first resistive network and the first input of the analog-to-digital conversion block. The active network has a first input terminal directly connected to the second input of the analog-to-digital conversion block for receiving the same reference voltage signal so that the input voltage signal received at a second input of the active network is processed based on the reference voltage signal.Type: GrantFiled: July 17, 2013Date of Patent: December 22, 2015Assignee: ST-ERICSSON SAInventors: Alberto Minuti, Francesca Girardi, Germano Nicollini, Marco Zamprogno
-
Publication number: 20150171881Abstract: The present disclosure relates to an electronic analog-to-digital conversion device (100) which comprises: an analog-to-digital conversion block (101) having a first input (1) for receiving a voltage signal (Vout) to be converted on the basis of a reference voltage signal (VREF) provided to a second input (2) of the same analog-to-digital conversion block (101);—an input block (102) having an input terminal (3) and an output terminal (4) connected to the first input (1) of the analog-to-digital conversion block (101). The input block (102) is arranged for processing an input voltage signal (Vin) applied to the input terminal (3) to generate the voltage signal (Vout) at the output terminal (4). The input block (102) comprises:—a first resistive network (103) operatively connected to both the input terminal (3) and the output terminal (4);—a second resistive network (104) connected between the output terminal (4) and a reference potential (GND).Type: ApplicationFiled: July 17, 2013Publication date: June 18, 2015Inventors: Alberto Minuti, Francesca Girardi, Germano Nicollini, Marco Zamprogno
-
Publication number: 20150162933Abstract: An analog input voltage is converted to a digital code by, generating a first set of confirmed bits based on a first series of comparisons of an output of a digital-to-analog converter with the analog input voltage and generating a second set of confirmed bits based on a second series of comparisons of the output of the digital-to-analog converter with the analog input voltage. The first set of confirmed bits is independent of the second series of comparisons. The bits of the digital output code corresponding to the analog input voltage are generated based on the first set of confirmed bits, the second set of confirmed bits and a constant value representative of a voltage shift introduced in the digital-to-analog converter between the first series of comparisons and the second series of comparisons.Type: ApplicationFiled: December 3, 2014Publication date: June 11, 2015Inventors: Francesca Girardi, Alberto Minuti, Germano Nicollini, Marco Zamprogno
-
Patent number: 9024798Abstract: According to a method of Successive Approximation Register (SAR) analog to digital conversion, N+1 SAR cycles are performed to obtain an output digital code having N bits. An analog signal is sampled and obtained. After execution of the first N?1 SAR cycles, the Nth SAR cycle is performed by setting a Nth tentative analog signal corresponding to a provisional digital code and comparing the Nth tentative analog signal with the sampled analog signal to obtain a Nth comparison result. The (N+1)th SAR cycle is performed by setting a (N+1)th tentative analog signal based on the Nth comparison result, comparing the (N+1)th tentative analog signal with the sampled analog signal to obtain a second comparison result, and correcting the provisional digital code based on the (N+1)th comparison result to obtain the output digital code. The Nth and (N+1)th SAR cycles each comprise a plurality sub-comparisons and yield a set of sub-results.Type: GrantFiled: November 8, 2012Date of Patent: May 5, 2015Assignee: ST-Ericsson SAInventors: Marco Zamprogno, Francesca Girardi, Alberto Minuti
-
Publication number: 20150084801Abstract: According to a method of Successive Approximation Register (SAR) analog to digital conversion, N+1 SAR cycles are performed to obtain an output digital code having N bits. An analog signal is sampled and obtained. After execution of the first N?1 SAR cycles, the Nth SAR cycle is performed by setting a Nth tentative analog signal corresponding to a provisional digital code and comparing the Nth tentative analog signal with the sampled analog signal to obtain a Nth comparison result. The (N+1)th SAR cycle is performed by setting a (N+1)th tentative analog signal based on the Nth comparison result, comparing the (N+1)th tentative analog signal with the sampled analog signal to obtain a second comparison result, and correcting the provisional digital code based on the (N+1)th comparison result to obtain the output digital code. The Nth and (N+1)th SAR cycles each comprise a plurality sub-comparisons and yield a set of sub-results.Type: ApplicationFiled: November 8, 2012Publication date: March 26, 2015Inventors: Marco Zamprogno, Francesca Girardi, Alberto Minuti
-
Patent number: 7501974Abstract: An analog/digital converter for converting an analog signal to a digital output code includes a local digital analog converter including a segmented array. The segmented array includes upper and lower segments of conversion elements selectively operable by respective digital command codes for respectively varying, according to binary weighted contributions, the voltages of first and second common nodes and the voltage of a second common node. A logic unit generates the digital command codes for controlling the local digital/analog converter according to a successive approximation technique for producing the digital output code. The converter includes a redistributor for modifying the command codes for redistributing the modified command codes between the lower segment and the upper segment, while making use of at least one auxiliary conversion element provided in the upper segment.Type: GrantFiled: August 2, 2007Date of Patent: March 10, 2009Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Publication number: 20080036641Abstract: An analog/digital converter for converting an analog signal to a digital output code includes a local digital analog converter including a segmented array. The segmented array includes upper and lower segments of conversion elements selectively operable by respective digital command codes for respectively varying, according to binary weighted contributions, the voltages of first and second common nodes and the voltage of a second common node. A logic unit generates the digital command codes for controlling the local digital/analog converter according to a successive approximation technique for producing the digital output code. The converter includes a redistributor for modifying the command codes for redistributing the modified command codes between the lower segment and the upper segment, while making use of at least one auxiliary conversion element provided in the upper segment.Type: ApplicationFiled: August 2, 2007Publication date: February 14, 2008Applicant: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Patent number: 7212143Abstract: A circuit for selectively converting at least one analog signal into corresponding digital codes. The circuit includes a management block having a plurality of inputs, each adapted for receiving a respective request signal carrying a request to convert the at least one analog signal. The management block is adapted to assign a priority level to the request signals based upon the input where the request signals are received, and is further operative to select one of the request signals based upon the assigned priority level and output a conversion start-up signal corresponding to the selected request signal. The circuit has a conversion block for receiving east one analog signal input and is connected to the management block to receive the conversion start-up signal as input, and start up conversion of the at least one analog signal.Type: GrantFiled: January 20, 2006Date of Patent: May 1, 2007Assignee: STMicroelectronics S.R.L.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi, Angelo Nagari
-
Patent number: 7158069Abstract: The described analog-digital converter comprises quantization means having an input for receiving an analog quantity to be converted, a register having an output for providing a digital quantity corresponding to the analog quantity, a timing pulse generator and logic means connected to the quantization means, the register and the timing pulse generator and capable of responding to a conversion request signal by activating the quantization means in such a manner as to make them carry out predetermined operations timed by the timing pulses and load into the register the digital quantity to be provided at the output.Type: GrantFiled: April 1, 2005Date of Patent: January 2, 2007Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Patent number: 7106237Abstract: The described converter comprises switched-capacitor quantization means for receiving an analog quantity to be converted, a register for a digital quantity corresponding to the analog quantity, a timing pulse generator and logic means capable of responding to a conversion request signal by activating the quantization means in such a way that they will carry out predetermined operations timed by the timing pulses and load in the register the digital quantity to be furnished as output. With a view to saving electric energy during the conversion and reducing the noise induced by the generator, the generator comprises means for modifying the duration and/or the frequency of the timing pulses in response to regulation signals emitted by the logic means.Type: GrantFiled: April 1, 2005Date of Patent: September 12, 2006Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Publication number: 20050231412Abstract: The described analog-digital converter comprises quantization means having an input for receiving an analog quantity to be converted, a register having an output for providing a digital quantity corresponding to the analog quantity, a timing pulse generator and logic means connected to the quantization means, the register and the timing pulse generator and capable of responding to a conversion request signal by activating the quantization means in such a manner as to make them carry out predetermined operations timed by the timing pulses and load into the register the digital quantity to be provided at the output.Type: ApplicationFiled: April 1, 2005Publication date: October 20, 2005Applicant: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Patent number: 6720903Abstract: A method of operating an SAR-type analog-to-digital converter to match the dynamic range of an input voltage signal to be converted with the full scale range of the converter, the converter including at least one array of binary weighted capacitors. The method includes the step of obtaining a digital gain code that represents the ratio between the full scale range and the dynamic range of the voltage signal to be converted, applying the voltage signal to be converted to the capacitor array so as to charge with the voltage signal to be converted only those array capacitors having the same binary weights as the bits of the gain code that have a selected binary value, and selectively coupling the capacitors of the array to one of a first and second predetermined reference voltage terminals according to an SAR technique, to obtain an output digital code corresponding to the input voltage signal.Type: GrantFiled: June 14, 2002Date of Patent: April 13, 2004Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Publication number: 20030231130Abstract: A method of operating an SAR-type analog-to-digital converter to match the dynamic range of an input voltage signal to be converted with the full scale range of the converter, the converter including at least one array of binary weighted capacitors. The method includes the step of obtaining a digital gain code that represents the ratio between the full scale range and the dynamic range of the voltage signal to be converted, applying the voltage signal to be converted to the capacitor array so as to charge with the voltage signal to be converted only those array capacitors having the same binary weights as the bits of the gain code that have a selected binary value, and selectively coupling the capacitors of the array to one of a first and second predetermined reference voltage terminals according to an SAR technique, to obtain an output digital code corresponding to the input voltage signal.Type: ApplicationFiled: June 14, 2002Publication date: December 18, 2003Applicant: STMicroelectronics S.r.I.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi