Patents by Inventor Francesco Tomaiuolo
Francesco Tomaiuolo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960718Abstract: In response to a request to store new data at a memory location of a bitwise programmable non-volatile memory, data stored at the memory location of the bitwise programmable memory is sensed. The bits of the sensed data are compared with bits of the new data. An indication of a cost difference is determined between a first burst of bitwise programming operations associated with programming bits of the new data which are different from bits of the sensed data, and a second burst of bitwise programming operations associated with programming bits of a complementary inversion of the new data which are different from bits of the sensed data. One of the first burst of bitwise programming operations or the second burst of bitwise programming operations is executed based on the generated indication of the cost difference.Type: GrantFiled: April 15, 2022Date of Patent: April 16, 2024Assignees: STMICROELECTRONICS (GRENOBLE 2) SAS, STMICROELECTRONICS S.r.l.Inventors: Leonardo Valencia Rissetto, Francesco Tomaiuolo, Diego De Costantini
-
Publication number: 20240096412Abstract: In a non-volatile memory device, a memory sector is provided. The memory sector includes a plurality of tiles arranged horizontally. Each tile includes a plurality of memory cells arranged in horizontal word lines and vertical bit lines. A pre-decoder is configured to receive a set of encoded address signals to produce pre-decoding signals. A central row decoder is arranged in line with the plurality of tiles, receives the pre-decoding signals and produces level-shifted pull-up and pull-down driving signals for driving the word lines. First buffer circuits are arranged on a first side of each tile. Each of the first buffer circuits is coupled to a respective word line, receives a level-shifted pull-up driving signal and a level-shifted pull-down driving signal, and selectively pulls up or pulls down the respective word line as a function of the values of the received signals.Type: ApplicationFiled: September 8, 2023Publication date: March 21, 2024Applicants: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (ALPS) SASInventors: Antonino CONTE, Agatino Massimo MACCARRONE, Francesco TOMAIUOLO, Thomas JOUANNEAU, Vincenzo RUSSO
-
Patent number: 11908514Abstract: In an embodiment, a non-volatile memory device includes a memory array including a plurality of memory portions, each memory portion having a respective plurality of memory cells arranged in rows and columns, wherein the memory portions are arranged in groups, each group of memory portions having a plurality of respective memory portions arranged in a row and a plurality of respective wordlines that extend through the respective memory portions, and wherein the memory cells of the memory portions of the group are coupled to the respective wordlines and a row decoder including a pre-decoding stage configured to execute a selection, in which it selects a wordline that extends through a group of memory portions and deselects other wordlines that extend through the group of memory portions, and a subsequent deselection, in which it deselects all the wordlines that extend through the group of memory portions, wherein the row decoder further includes, for each group of memory portions, a shared pull-up stage configType: GrantFiled: February 8, 2022Date of Patent: February 20, 2024Assignees: STMicroelectronics S.r.l., STMicroelectronics (Grenoble 2) SASInventors: Antonino Conte, Alin Razafindraibe, Francesco Tomaiuolo, Thibault Mortier
-
Patent number: 11868488Abstract: An apparatus, such as a memory system (e.g., a NAND memory system), can have a controller with a first error correction code component and a memory device (e.g., a NAND memory device) coupled to the controller. The memory device can have an array of memory cells, a second error correction code component coupled to the array and configured to correct data from the array, and a cryptographic component coupled to receive the corrected data from the second error correction code component.Type: GrantFiled: November 28, 2022Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Carmelo Condemi, Francesco Tomaiuolo, Tommaso Zerilli
-
Patent number: 11803202Abstract: A voltage regulator receives an input voltage and produces a regulated output voltage. A first feedback network compares a feedback signal to a reference signal to assert/de-assert a first pulsed control signal when the reference signal is higher/lower than the feedback signal. A second feedback network compares the output voltage to a threshold signal to assert/de-assert a second control signal when the threshold signal is higher/lower than the output voltage. A charge pump is enabled if the second control signal is de-asserted and is clocked by the first pulsed control signal to produce a supply voltage higher than the input voltage. A first pass element is enabled when the second control signal is asserted and is selectively activated when the first pulsed control signal is asserted. A second pass element is selectively activated when the second control signal is de-asserted.Type: GrantFiled: September 21, 2022Date of Patent: October 31, 2023Assignee: STMICROELECTRONICS S.R.L.Inventors: Marco Ruta, Antonio Conte, Michelangelo Pisasale, Agatino Massimo Maccarrone, Francesco Tomaiuolo
-
Publication number: 20230333583Abstract: A LDO regulator circuit comprises an input comparator and driver circuitry including transistors having a current flow path therethrough coupled to an output node of the regulator. First and second driver each comprises: driver transistors having the current flow paths therethrough coupled to the output node, capacitive boost circuitry that applies to the drive transistors a voltage-pumped replica of the comparison signal. Voltage refresh transistor circuitry coupled to the capacitive boost circuitry transfer thereon the voltage-pumped replica.Type: ApplicationFiled: April 4, 2023Publication date: October 19, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Antonino CONTE, Marco RUTA, Francesco TOMAIUOLO, Michelangelo PISASALE, Marion Helne GRIMAL
-
Publication number: 20230283271Abstract: A system a ring oscillator configured to produce a set of clock signals having the same clock period and a mutual time delay between respective clock signal edges. Comparator circuits are coupled to first and second input nodes and produce a set of comparison signals according to a respective sequence of comparison phases. A set of synchronization circuits is coupled to the ring oscillator and to the plurality of comparator circuits. The synchronization circuits allot, to each one of the comparator circuits, respective time windows for communication over respective communication lines of the comparison signals. The respective time windows are synchronized based on the clock signals. A multiplexer couples the respective communication lines to an output line to sequentially enable each of the comparator circuits to sequentially output respective comparison signals over the output line for the respective time windows thereby forming a composite comparison signal evolving over time.Type: ApplicationFiled: January 23, 2023Publication date: September 7, 2023Inventors: Antonino Conte, Marco Ruta, Michelangelo Pisasale, Agatino Massimo Maccarrone, Francesco Tomaiuolo
-
Patent number: 11722323Abstract: Various examples described herein are directed to systems and methods for generating data values using a NAND flash array. A memory controller may read a number of memory cells at the NAND flash array using an initial read level to generate a first raw string. The memory controller may determine that a difference between a number of bits from the first raw string having a value of logical zero and a number of bits from the first raw string having a value of logical one is greater than a threshold value and read the number of memory cells using a second read level to generate a second raw string. The memory controller may determine that a difference between a number of bits from the second raw string having a value of logical zero and a number of bits from the second raw string having a value of logical one is not greater than a threshold value and applying a cryptographic function using the second raw string to generate a first PUF value.Type: GrantFiled: August 25, 2022Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Tommaso Zerilli, Carmelo Condemi, Francesco Tomaiuolo
-
Publication number: 20230170914Abstract: In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurality of MOS transistors are coupled between drains of adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.Type: ApplicationFiled: November 10, 2022Publication date: June 1, 2023Inventors: Agatino Massimo Maccarrone, Antonino Conte, Francesco Tomaiuolo, Michelangelo Pisasale, Marco Ruta
-
Patent number: 11657877Abstract: An apparatus, such as a memory (e.g., a NAND memory), can have a controller, a volatile counter coupled to the controller, and a non-volatile memory array coupled to the controller. The controller can be configured to write information, other than a count of the counter, in the array each time the count of the counter has been incremented by a particular number of increments. Counts can be monotonic, non-volatile, and power-loss tolerant.Type: GrantFiled: July 2, 2021Date of Patent: May 23, 2023Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Francesco Tomaiuolo, Carmelo Condemi, Tommaso Zerilli
-
Publication number: 20230130268Abstract: A voltage regulator receives an input voltage and produces a regulated output voltage. A first feedback network compares a feedback signal to a reference signal to assert/de-assert a first pulsed control signal when the reference signal is higher/lower than the feedback signal. A second feedback network compares the output voltage to a threshold signal to assert/de-assert a second control signal when the threshold signal is higher/lower than the output voltage. A charge pump is enabled if the second control signal is de-asserted and is clocked by the first pulsed control signal to produce a supply voltage higher than the input voltage. A first pass element is enabled when the second control signal is asserted and is selectively activated when the first pulsed control signal is asserted. A second pass element is selectively activated when the second control signal is de-asserted.Type: ApplicationFiled: September 21, 2022Publication date: April 27, 2023Inventors: Marco Ruta, Antonino Conte, Michelangelo Pisasale, Agatino Massimo Maccarrone, Francesco Tomaiuolo
-
Publication number: 20230086754Abstract: An apparatus, such as a memory system (e.g., a NAND memory system), can have a controller with a first error correction code component and a memory device (e.g., a NAND memory device) coupled to the controller. The memory device can have an array of memory cells, a second error correction code component coupled to the array and configured to correct data from the array, and a cryptographic component coupled to receive the corrected data from the second error correction code component.Type: ApplicationFiled: November 28, 2022Publication date: March 23, 2023Inventors: Antonino Mondello, Carmelo Condemi, Francesco Tomaiuolo, Tommaso Zerilli
-
Patent number: 11586540Abstract: Apparatuses, systems, and methods to perform continuous read operations are described. A system configured to perform such continuous read operations enables improved access to and processing of data for performance of associated functions. For instance, one apparatus described herein includes a memory device having an array that includes a plurality of pages of memory cells. The memory device includes a page buffer coupled to the array and a continuous read buffer. The continuous read buffer includes a first cache to receive a first segment of data values and a second cache to receive a second segment of the data values from the page buffer. The memory device is configured to perform a continuous read operation on the first and second segments of data from the first cache and the second cache of the continuous read buffer.Type: GrantFiled: August 10, 2021Date of Patent: February 21, 2023Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Francesco Tomaiuolo, Salvatore Giove, Pierluca Guarino, Fabio Indelicato, Marco Ruta, Maria Luisa Gambina, Giovanni Nunzio Maria Avenia, Carmela Maria Calafato
-
Publication number: 20230039804Abstract: Various examples described herein are directed to systems and methods for generating data values using a NAND flash array. A memory controller may read a number of memory cells at the NAND flash array using an initial read level to generate a first raw string. The memory controller may determine that a difference between a number of bits from the first raw string having a value of logical zero and a number of bits from the first raw string having a value of logical one is greater than a threshold value and read the number of memory cells using a second read level to generate a second raw string. The memory controller may determine that a difference between a number of bits from the second raw string having a value of logical zero and a number of bits from the second raw string having a value of logical one is not greater than a threshold value and applying a cryptographic function using the second raw string to generate a first PUF value.Type: ApplicationFiled: August 25, 2022Publication date: February 9, 2023Inventors: Antonino Mondello, Tommasso Zerilli, Carmelo Condemi, Francesco Tomaiuolo
-
Publication number: 20230021601Abstract: In an embodiment a circuit includes a plurality of memory cells, wherein each memory cell includes a phase-change memory storage element coupled in series with a respective current-modulating transistor between a supply voltage node and a reference voltage node, the current-modulating transistors being configured to receive a drive signal at a control terminal and to inject respective programming currents into the respective phase-change memory storage element as a function of the drive signal, a driver circuit configured to produce the drive signal at a common control node, wherein the common control node is coupled to the control terminals of the current-modulating transistors, the drive signal modulating the programming currents to produce SET programming current pulses and RESET programming current pulses and at least one current generator circuit configured to inject a compensation current into the common control node in response to the current-modulating transistors injecting the programming currents inType: ApplicationFiled: July 22, 2022Publication date: January 26, 2023Inventors: Agatino Massimo Maccarrone, Antonino Conte, Francesco Tomaiuolo, Michelangelo Pisasale, Marco Ruta
-
Patent number: 11514174Abstract: An apparatus, such as a memory system (e.g., a NAND memory system), can have a controller with a first error correction code component and a memory device (e.g., a NAND memory device) coupled to the controller. The memory device can have an array of memory cells, a second error correction code component coupled to the array and configured to correct data from the array, and a cryptographic component coupled to receive the corrected data from the second error correction code component.Type: GrantFiled: January 23, 2019Date of Patent: November 29, 2022Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Carmelo Condemi, Francesco Tomaiuolo, Tommaso Zerilli
-
Publication number: 20220334720Abstract: In response to a request to store new data at a memory location of a bitwise programmable non-volatile memory, data stored at the memory location of the bitwise programmable memory is sensed. The bits of the sensed data are compared with bits of the new data. An indication of a cost difference is determined between a first burst of bitwise programming operations associated with programming bits of the new data which are different from bits of the sensed data, and a second burst of bitwise programming operations associated with programming bits of a complementary inversion of the new data which are different from bits of the sensed data. One of the first burst of bitwise programming operations or the second burst of bitwise programming operations is executed based on the generated indication of the cost difference.Type: ApplicationFiled: April 15, 2022Publication date: October 20, 2022Applicants: STMICROELECTRONICS (GRENOBLE 2) SAS, STMICROELECTRONICS S.r.l.Inventors: Leonardo VALENCIA RISSETTO, Francesco TOMAIUOLO, Diego DE COSTANTINI
-
Patent number: 11469909Abstract: Various examples described herein are directed to systems and methods for generating data values using a NAND flash array. A memory controller may read a number of memory cells at the NAND flash array using an initial read level to generate a first raw string. The memory controller may determine that a difference between a number of bits from the first raw string having a value of logical zero and a number of bits from the first raw string having a value of logical one is greater than a threshold value and read the number of memory cells using a second read level to generate a second raw string. The memory controller may determine that a difference between a number of bits from the second raw string having a value of logical zero and a number of bits from the second raw string having a value of logical one is not greater than a threshold value and applying a cryptographic function using the second raw string to generate a first PUF value.Type: GrantFiled: December 28, 2018Date of Patent: October 11, 2022Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Tommaso Zerilli, Carmelo Condemi, Francesco Tomaiuolo
-
Publication number: 20220284954Abstract: In an embodiment, a non-volatile memory device includes a memory array including a plurality of memory portions, each memory portion having a respective plurality of memory cells arranged in rows and columns, wherein the memory portions are arranged in groups, each group of memory portions having a plurality of respective memory portions arranged in a row and a plurality of respective wordlines that extend through the respective memory portions, and wherein the memory cells of the memory portions of the group are coupled to the respective wordlines and a row decoder including a pre-decoding stage configured to execute a selection, in which it selects a wordline that extends through a group of memory portions and deselects other wordlines that extend through the group of memory portions, and a subsequent deselection, in which it deselects all the wordlines that extend through the group of memory portions, wherein the row decoder further includes, for each group of memory portions, a shared pull-up stage configType: ApplicationFiled: February 8, 2022Publication date: September 8, 2022Inventors: Antonino Conte, Alin Razafindraibe, Francesco Tomaiuolo, Thibault Mortier
-
Publication number: 20210365375Abstract: Apparatuses, systems, and methods to perform continuous read operations are described. A system configured to perform such continuous read operations enables improved access to and processing of data for performance of associated functions. For instance, one apparatus described herein includes a memory device having an array that includes a plurality of pages of memory cells. The memory device includes a page buffer coupled to the array and a continuous read buffer. The continuous read buffer includes a first cache to receive a first segment of data values and a second cache to receive a second segment of the data values from the page buffer. The memory device is configured to perform a continuous read operation on the first and second segments of data from the first cache and the second cache of the continuous read buffer.Type: ApplicationFiled: August 10, 2021Publication date: November 25, 2021Inventors: Antonino Mondello, Francesco Tomaiuolo, Salvatore Giove, Pierluca Guarino, Fabio Indelicato, Marco Ruta, Maria Luisa Gambina, Giovanni Nunzio Maria Avenia, Carmela Maria Calafato