Patents by Inventor Francois Andrieu
Francois Andrieu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11889704Abstract: A device includes gate-all-around transistors and method for manufacturing such a device. A method for manufacturing a microelectronic device includes at least two transistors each comprising a channel in the shape of a wire extending in a first direction x, a gate surrounding said channel, a source and a drain, said transistors being stacked in a third direction z and each occupying a level nz (z=1 . . . 4) of given altitude in the third direction z.Type: GrantFiled: December 23, 2020Date of Patent: January 30, 2024Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Sylvain Barraud, François Andrieu
-
Patent number: 11888007Abstract: An image sensor including a plurality of pixels, each pixel including a photodetector coupled to a control circuit, the photodetector being formed inside and on top of a first semiconductor substrate, and the control circuit including at least one first MOS transistor formed inside and on top of a second semiconductor substrate arranged on the first substrate, the sensor being intended to be illuminated on the side of the surface of the first substrate opposite to the second substrate, the sensor further comprising a shield arranged between the first and second substrates and extending over substantially the entire surface of the sensor, said shield including at least one electrically-conductive layer.Type: GrantFiled: September 10, 2020Date of Patent: January 30, 2024Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Lina Kadura, François Andrieu, Perrine Batude, Christophe Licitra
-
Publication number: 20230413581Abstract: An FDSOI transistor control device includes a plurality of first wells having a first type of conductivity, each first well being associated with a group of transistors, and at least one second well having a second type of conductivity, formed under and around the first wells (21). A bias circuit is configured to apply at least one first bias voltage to the first wells and at least one second bias voltage to at least one second well. All of the transistors may have the second type of conductivity.Type: ApplicationFiled: December 9, 2022Publication date: December 21, 2023Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Bastien GIRAUD, François ANDRIEU, Yasser MOURSY
-
Patent number: 11810789Abstract: A method for producing a semiconductor substrate is provided, including: producing a superficial layer arranged on a buried dielectric layer and including a strained semiconductor region; producing an etching mask on the superficial layer, covering a part of the region; etching the superficial layer to a pattern of the mask, exposing a first lateral edge of a first strained semiconductor portion belonging to the part and contacting the dielectric layer; forming a mechanical barrier from a second portion of material belonging to the first portion, the second portion having a bottom surface contacting the dielectric layer and an upper surface contacting the mask, the barrier arranged against the part and bearing mechanically against the second portion, and removing the mask.Type: GrantFiled: December 11, 2019Date of Patent: November 7, 2023Assignee: Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Shay Reboh, Victor Boureau, Sylvain Maitrejean, Francois Andrieu
-
Patent number: 11653506Abstract: A memory device is provided with a support and several superimposed levels of resistive memory cells formed on the support, each level having one or more rows of one or more resistive memory cell(s), each resistive memory cell having a variable resistance memory element formed by an area of variable resistivity material arranged between a first electrode and a second electrode. The memory element is connected to a source region or drain region of a control transistor, the control transistor being formed in a given semiconductor layer of a stack of semiconductor layers formed on the support and wherein respective channel regions of respective control transistors of resist memory cells are arranged.Type: GrantFiled: March 26, 2019Date of Patent: May 16, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: François Andrieu
-
Patent number: 11631609Abstract: A method for manufacturing a microelectronic device from a semiconductor-on-insulator substrate, the device having active components formed in active areas of the substrate separated by isolation trenches and which are delimited by first sidewalls, the isolation trenches being filled, at least partially, with a first dielectric material, includes a step of chemically attacking a passive section of the first bottom of the isolation trenches configured to generate, at said section, a roughness quadratic mean comprised between 2 nm and 6 nm. The method also includes a step of forming a passive component covering the first dielectric material and directly above the passive section.Type: GrantFiled: July 21, 2021Date of Patent: April 18, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Heimanu Niebojewski, François Andrieu, Claire Fenouillet-Beranger
-
Publication number: 20230059091Abstract: The present invention relates to a neuromorphic circuit suitable for implementing a neural network, the neuromorphic circuit comprising: lines of words, pairs of complementary bit-lines, source lines, a set of elementary cells, an electronic circuit implementing a neurone having an output and including: a set of logic components, a counting unit, a comparison unit comprising a comparator and a comparison voltage generator, the comparator being suitable for comparing the output of the counting unit with the comparison voltage generated by the comparison voltage generator in order to output a signal dependent on the comparison and corresponding to the output of the electronic circuit which implements a neurone.Type: ApplicationFiled: August 19, 2022Publication date: February 23, 2023Applicants: Commissariat à l'énergie atomique et aux énergies alternatives, Centre national de la recherche scientifique, Université d'Aix-MarseilleInventors: Mona EZZADEEN, Jean-Philippe NOEL, Bastien GIRAUD, Jean-Michel PORTAL, François ANDRIEU
-
Publication number: 20220415967Abstract: A memory structured in lines and columns over several superimposed levels, each level comprising an array of memory elements and gate-all-around access transistors, each transistor including a semiconductor nanowire and each gate being insulated from the gates of the other levels, further comprising: conductive portions, each crossing at least two levels and coupled to first ends of the nanowires of one column of the levels; memory stacks, each crossing the levels and coupled to second ends of the nanowires of said column; first conductive lines, each connected to the conductive portions of the same column; word lines each extending in the same level while coupling together the gates of the same line and located in said level.Type: ApplicationFiled: May 16, 2022Publication date: December 29, 2022Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Sylvain BARRAUD, François ANDRIEU
-
Patent number: 11532670Abstract: The invention provides a microelectronic device comprising at least two memory cells each comprising a so-called selection transistor and a memory element associated with said selection transistor, each transistor comprising a channel in the form of a wire extending in a first direction (x), a gate bordering said channel, a source extending in a second direction (y), and a drain connected to the memory element, said transistors being stacked in a third direction (z) and each occupying a given altitude level in the third direction (z), the microelectronic device wherein the source and the drain are entirely covered by spacers projecting in the third direction (z) in a plane (xy). The invention also provides a method for manufacturing such a device.Type: GrantFiled: December 22, 2020Date of Patent: December 20, 2022Assignee: COMMISSARIAT A LENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Sylvain Barraud, François Andrieu
-
Publication number: 20220148908Abstract: The invention relates to a method of forming a trapping structure of a useful substrate designed to trap charges and limit at least one of crosstalk, radio frequency losses, and distortions of a device that may be formed on or in the useful substrate. Formation of the trapping structure includes forming a first layer that includes amorphous silicon carbide and forming a second layer covering the first layer that comprises an insulating or semiconductor material in an amorphous state and having a crystallisation temperature lower than that of the amorphous silicon carbide.Type: ApplicationFiled: November 9, 2021Publication date: May 12, 2022Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Emmanuel Augendre, François Andrieu, Cédric Taillandier
-
Publication number: 20220028728Abstract: The invention relates to a method for manufacturing a microelectronic device from a semiconductor-on-insulator substrate, said device comprising active components (23) formed in active areas of the substrate (10) separated by isolation trenches and which are delimited by first sidewalls (19B), said isolation trenches being filled, at least partially, with a first dielectric material, the method comprising: a step of chemically attacking a passive section (21) of the first bottom of the isolation trenches intended to generate, at said section, a roughness quadratic mean comprised between 2 nm and 6 nm, a step of forming a passive component (27), covering the first dielectric material and directly above the passive section (21).Type: ApplicationFiled: July 21, 2021Publication date: January 27, 2022Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Heimanu NIEBOJEWSKI, François ANDRIEU, Claire FENOUILLET-BERANGER
-
Patent number: 11139209Abstract: A production of a device with superimposed levels of components including in this order providing on a given level N1 provided with one or more components produced at least partially in a first semiconductor layer: a stack including a second semiconductor layer capable of receiving at least one transistor channel of level N2, above said given level N1, the stack including a ground plane layer situated between the first and second semiconductor layers as well as an insulator layer separating the ground plane layer from the second semiconductor layer, one or more islands being defined in the second semiconductor layer. A gate is formed on at least one island. Distinct portions are etched in the second semiconductor ground plane layer. An isolation zone is formed around the island by the gate and the island.Type: GrantFiled: December 17, 2019Date of Patent: October 5, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Perrine Batude, Francois Andrieu
-
Publication number: 20210296398Abstract: A device includes gate-all-around transistors and method for manufacturing such a device. A method for manufacturing a microelectronic device includes at least two transistors each comprising a channel in the shape of a wire extending in a first direction x, a gate surrounding said channel, a source and a drain, said transistors being stacked in a third direction z and each occupying a level nz (z=1 . . . 4) of given altitude in the third direction z.Type: ApplicationFiled: December 23, 2020Publication date: September 23, 2021Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Sylvain BARRAUD, François ANDRIEU
-
Publication number: 20210193738Abstract: The invention provides a microelectronic device comprising at least two memory cells each comprising a so-called selection transistor and a memory element associated with said selection transistor, each transistor comprising a channel in the form of a wire extending in a first direction (x), a gate bordering said channel, a source extending in a second direction (y), and a drain connected to the memory element, said transistors being stacked in a third direction (z) and each occupying a given altitude level in the third direction (z), the microelectronic device wherein the source and the drain are entirely covered by spacers projecting in the third direction (z) in a plane (xy). The invention also provides a method for manufacturing such a device.Type: ApplicationFiled: December 22, 2020Publication date: June 24, 2021Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Sylvain BARRAUD, François ANDRIEU
-
Patent number: 11024544Abstract: Fabrication of a circuit with superposed transistors includes assembly of a structure having transistors formed from a first semiconducting layer with a support provided with a second semiconducting layer in which transistors are provided on a higher level. The second semiconducting layer is coated with a thin layer of silicon oxide. The assembly of said structure and the support is made by direct bonding in which the thin silicon oxide layer is bonded to oxidised portions of getter material.Type: GrantFiled: December 17, 2018Date of Patent: June 1, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Francois Andrieu, Lamine Benaissa, Laurent Brunet
-
Patent number: 11011425Abstract: A method of production of a 3D microelectronic device includes assembling a structure comprising a lower level with a component partially formed in a first semiconductor layer with a support provided with a second semiconductor layer in which a transistor channel of an upper level is capable of being produced, the second semiconductor layer being capped with a dielectric material layer capable of forming a gate dielectric, forming a capping layer arranged on the dielectric material layer, and potentially capable of forming a lower gate portion of the transistor, and defining a gate dielectric zone and an active zone of said transistor by etching the dielectric material layer and the second semiconductor layer, the capping layer protecting said dielectric material layer during this etching.Type: GrantFiled: July 29, 2019Date of Patent: May 18, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Perrine Batude, Francois Andrieu, Maud Vinet
-
Publication number: 20210082983Abstract: An image sensor including a plurality of pixels, each pixel including a photodetector coupled to a control circuit, the photodetector being formed inside and on top of a first semiconductor substrate, and the control circuit including at least one first MOS transistor formed inside and on top of a second semiconductor substrate arranged on the first substrate, the sensor being intended to be illuminated on the side of the surface of the first substrate opposite to the second substrate, the sensor further comprising a shield arranged between the first and second substrates and extending over substantially the entire surface of the sensor, said shield including at least one electrically-conductive layer.Type: ApplicationFiled: September 10, 2020Publication date: March 18, 2021Applicant: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Lina Kadura, François Andrieu, Perrine Batude, Christophe Licitra
-
Publication number: 20210028231Abstract: A memory device is provided support and several superimposed levels of resistive memory cells formed on the support, each level having one or more rows of one or more resistive memory cell(s), each resistive memory cell having a variable resistance memory element formed by an area of variable resistivity material arranged between first electrode and a second electrode. The memory element is connected to a source region or drain region of a control transistor, the control transistor being formed in a given semiconductor layer of a stack of semiconductor layers formed on the support and wherein respective channel regions of respective control transistors of resistive memory cells are arranged.Type: ApplicationFiled: March 26, 2019Publication date: January 28, 2021Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: François ANDRIEU
-
Patent number: 10777680Abstract: Longitudinal trenches extend between and on either side of first and second side-by-side strip areas. Transverse trenches extend from one edge to another edge of the first strip area to define tensilely strained semiconductor slabs in the first strip area, with the second strip area including portions that are compressively strained in the longitudinal direction and/or tensilely strained in the transverse direction. In the first strip area, N-channel MOS transistors are located inside and on top of the semiconductor slabs. In the second strip area, P-channel MOS transistors are located inside and on top of the portions.Type: GrantFiled: August 7, 2019Date of Patent: September 15, 2020Assignees: STMicroelectronics (Crolles 2) SAS, Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Remy Berthelon, Francois Andrieu
-
Patent number: 10741565Abstract: The application relates to an integrated circuit with SRAM memory and provided with several superimposed levels of transistors, the integrated circuit including SRAM cells provided with a first transistor and a second transistor belonging to an upper level of transistors and each having a double gate composed of an upper electrode and a lower electrode laid out on either side of a semiconductor layer, a lower gate electrode of the first transistor being connected to a lower gate electrode of the second transistor.Type: GrantFiled: April 9, 2019Date of Patent: August 11, 2020Assignees: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, STMicroelectronics (Crolles 2) SASInventors: Francois Andrieu, Remy Berthelon, Bastien Giraud