Patents by Inventor Frank F. Ross
Frank F. Ross has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11977770Abstract: Memory devices, memory systems, and methods of operating memory devices and systems are disclosed in which a memory device can asynchronously indicate to a connected host that information in a mode register has been changed, obviating the need for repeated polling of the information and thereby reducing both command/address bus and data bus bandwidth consumption. In one embodiment, a memory device comprises a memory; a mode register storing information corresponding to the memory; and circuitry configured to, in response to the information in the mode register being modified by the memory device, generate a notification to a connected host device.Type: GrantFiled: July 6, 2018Date of Patent: May 7, 2024Inventor: Frank F. Ross
-
Publication number: 20240134646Abstract: Apparatuses and methods related to commands to transfer data and/or perform logic operations are described. For example, a command that identifies a location of data and a target for transferring the data may be issued to a memory device. Or a command that identifies a location of data and one or more logic operations to be performed on that data may be issued to a memory device. A memory module may include different memory arrays (e.g., different technology types), and a command may identify data to be transferred between arrays or between controllers for the arrays. Commands may include targets for data expressed in or indicative of channels associated with the arrays, and data may be transferred between channels or between memory devices that share a channel, or both. Some commands may identify data, a target for the data, and a logic operation for the data.Type: ApplicationFiled: September 27, 2023Publication date: April 25, 2024Inventors: Frank F. Ross, Matthew A. Prather
-
Publication number: 20240126439Abstract: The present disclosure includes apparatuses and methods related to a non-deterministic memory protocol. An example apparatus can perform operations on the memory device based on commands received from a host according to a protocol, wherein the protocol includes non-deterministic timing of the operations. The memory device can be a non-volatile dual in-line memory module (NVDIMM) device.Type: ApplicationFiled: August 25, 2023Publication date: April 18, 2024Inventors: Robert M. Walker, James A. Hall, Jr., Frank F. Ross
-
Publication number: 20240126707Abstract: Memory devices, memory systems, and methods of operating memory devices and systems are disclosed in which a single command can trigger a memory device to perform multiple operations, such as a single refresh command that triggers the memory device to both perform a refresh command and to perform a mode register read. One such memory device comprises a memory, a mode register, and circuitry configured, in response to receiving a command to perform a refresh operation at the memory, to perform the refresh operation at the memory, and to perform a read of the mode register. The memory can be a first memory portion, the memory device can comprise a second memory portion, and the circuitry can be further configured, in response to the command, to provide on-die termination at the second memory portion of the memory system during at least a portion of the read of the mode register.Type: ApplicationFiled: September 27, 2023Publication date: April 18, 2024Inventors: Matthew A. Prather, Frank F. Ross, Randall J. Rooney
-
Publication number: 20240096439Abstract: In a compute express link (CXL) memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, steps are taken to determine if the memory location requires no repair, soft repair, or hard repair. The data is corrected and written back to a new memory location which is memory-mapped to the original location, thus effecting the soft- or hard-repair. The present system and method does not repair the entire row of memory, but only repairs the specific die(s) that exhibit memory error in the row.Type: ApplicationFiled: February 15, 2023Publication date: March 21, 2024Applicant: Micron Technology, Inc.Inventors: Amitava Majumdar, Greg S. Hendrix, Anandhavel Nagendrakumar, Krunal Patel, Kirthi Shenoy, Danilo Caraccio, Ankush Lal, Frank F. Ross, Adam D. Gailey
-
Publication number: 20240096438Abstract: In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, the data is corrected and written back to the same memory location. The memory location is re-read. If bit errors are again identified, the memory location is marked for soft or hard repair. If, upon rereading the memory location, additional bit errors are identified, a historical record of memory errors is reviewed to determine if bit errors have occurred previously at the same memory location. If yes, the memory location is again marked for a soft post package repair or a hard post package repair.Type: ApplicationFiled: February 15, 2023Publication date: March 21, 2024Applicant: Micron Technology, Inc.Inventors: Amitava Majumdar, Greg S. Hendrix, Anandhavel Nagendrakumar, Krunal Patel, Kirthi Shenoy, Danilo Caraccio, Ankush Lal, Frank F. Ross, Adam D. Gailey
-
Publication number: 20240095120Abstract: In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, the data is corrected and written back to the same memory location. The memory location is re-read. If bit errors are again identified, the memory location is marked for soft or hard repair. If, upon rereading the memory location, additional bit errors are identified, a historical record of memory errors is reviewed to determine if bit errors have occurred previously at the same memory location. If yes, the memory location is again marked for a soft post package repair or a hard post package repair.Type: ApplicationFiled: February 15, 2023Publication date: March 21, 2024Applicant: Micron Technology, Inc.Inventors: Amitava Majumdar, Greg S. Hendrix, Anandhavel Nagendrakumar, Krunal Patel, Kirthi Shenoy, Danilo Caraccio, Ankush Lal, Frank F. Ross, Adam D. Gailey
-
Publication number: 20230342058Abstract: The present disclosure includes apparatuses and methods related to a command bus in memory. A memory module may be equipped with multiple memory media types that are responsive to perform various operations in response to a common command. The operations may be carried out during the same clock cycle in response to the command. An example apparatus can include a first number of memory devices coupled to a host via a first number of ports and a second number of memory devices each coupled to the first number of memory devices via a second number of ports, wherein the second number of memory devices each include a controller, and wherein the first number of memory devices and the second number of memory devices can receive a command from the host to perform the various (e.g., the same or different) operations, sometime concurrently.Type: ApplicationFiled: March 21, 2022Publication date: October 26, 2023Inventors: Frank F. Ross, Matthew A. Prather
-
Patent number: 11775459Abstract: Memory devices, memory systems, and methods of operating memory devices and systems are disclosed in which a single command can trigger a memory device to perform multiple operations, such as a single refresh command that triggers the memory device to both perform a refresh command and to perform a mode register read. One such memory device comprises a memory, a mode register, and circuitry configured, in response to receiving a command to perform a refresh operation at the memory, to perform the refresh operation at the memory, and to perform a read of the mode register. The memory can be a first memory portion, the memory device can comprise a second memory portion, and the circuitry can be further configured, in response to the command, to provide on-die termination at the second memory portion of the memory system during at least a portion of the read of the mode register.Type: GrantFiled: April 1, 2022Date of Patent: October 3, 2023Inventors: Matthew A. Prather, Frank F. Ross, Randall J. Rooney
-
Patent number: 11775300Abstract: Apparatuses and methods related to commands to transfer data and/or perform logic operations are described. For example, a command that identifies a location of data and a target for transferring the data may be issued to a memory device. Or a command that identifies a location of data and one or more logic operations to be performed on that data may be issued to a memory device. A memory module may include different memory arrays (e.g., different technology types), and a command may identify data to be transferred between arrays or between controllers for the arrays. Commands may include targets for data expressed in or indicative of channels associated with the arrays, and data may be transferred between channels or between memory devices that share a channel, or both. Some commands may identify data, a target for the data, and a logic operation for the data.Type: GrantFiled: October 5, 2022Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Frank F. Ross, Matthew A. Prather
-
Patent number: 11762582Abstract: The present disclosure includes apparatuses and methods related to performing background operations in memory. A memory device can be configured to perform background operations while another memory device in a memory system and/or on a common memory module is busy performing commands received from a host coupled to the memory system and/or common memory module. An example apparatus can include a first memory device, wherein the first memory device can include an array of memory cells and a controller configured to perform a background operation on the first memory device in response to detecting a command from a host to a second memory device.Type: GrantFiled: September 28, 2020Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Frank F. Ross, Matthew A. Prather
-
Patent number: 11755514Abstract: The present disclosure includes apparatuses and methods related to transaction identification. An example apparatus can determine a transaction identification (TID) associated with a command by comparing a host transaction identification (TID) record with a memory device transaction identification (TID) record.Type: GrantFiled: January 31, 2022Date of Patent: September 12, 2023Assignee: Micron Technology, Inc.Inventors: Frank F. Ross, Robert M. Walker
-
Patent number: 11740797Abstract: The present disclosure includes apparatuses and methods related to a non-deterministic memory protocol. An example apparatus can perform operations on the memory device based on commands received from a host according to a protocol, wherein the protocol includes non-deterministic timing of the operations. The memory device can be a non-volatile dual in-line memory module (NVDIMM) device.Type: GrantFiled: August 22, 2022Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventors: Robert M. Walker, James A. Hall, Jr., Frank F. Ross
-
Publication number: 20230127970Abstract: The present disclosure provides techniques for using a multiple-port buffer to improve a transaction rate of a memory module. In an example, a memory module can include a circuit board having an external interface, first memory devices mounted to the circuit board, and a first multiple-port buffer circuit mounted to the circuit board. The first multiple-port buffer circuit can include a first port coupled to data lines of the external interface, the first port configured to operate at a first transaction rate, a second port coupled to data lines of a first plurality of the first memory devices, and a third port coupled to data lines of a second plurality of the first memory devices. The second and third ports can be configured to operate at a second transaction rate, wherein the second transaction rate is slower than the first transaction rate.Type: ApplicationFiled: December 22, 2022Publication date: April 27, 2023Inventors: Jasper S. Gibbons, Matthew A. Prather, Brent Keeth, Frank F. Ross, Daniel Benjamin Stewart, Randall J. Rooney
-
Publication number: 20230111224Abstract: The present disclosure includes apparatuses and methods related to data transfer in memory. An example apparatus can include a first number of memory devices coupled to a host via a first number of ports and a second number of memory devices coupled to the first number of memory device via a second number of ports, wherein a first number of commands are executed to transfer data between the first number of memory devices and the host via the first number of ports and a second number of commands are executed to transfer data between the first number of memory device and the second number of memory device via the second number of ports.Type: ApplicationFiled: December 15, 2022Publication date: April 13, 2023Inventor: Frank F. Ross
-
Patent number: 11620088Abstract: The present disclosure includes apparatuses and methods related to dual speed memory. A memory module can include a number of memory devices that coupled to a host via a number of first ports and coupled to a controller via a number of second ports. The memory module can be configured to transfer data on the first number of ports at a first clock speed and transfer data on the second number of ports at a second clock speed.Type: GrantFiled: May 6, 2021Date of Patent: April 4, 2023Assignee: Micron Technology, Inc.Inventors: Frank F. Ross, Matthew A. Prather
-
Publication number: 20230027332Abstract: Apparatuses and methods related to commands to transfer data and/or perform logic operations are described. For example, a command that identifies a location of data and a target for transferring the data may be issued to a memory device. Or a command that identifies a location of data and one or more logic operations to be performed on that data may be issued to a memory device. A memory module may include different memory arrays (e.g., different technology types), and a command may identify data to be transferred between arrays or between controllers for the arrays. Commands may include targets for data expressed in or indicative of channels associated with the arrays, and data may be transferred between channels or between memory devices that share a channel, or both. Some commands may identify data, a target for the data, and a logic operation for the data.Type: ApplicationFiled: October 5, 2022Publication date: January 26, 2023Inventors: Frank F. Ross, Matthew A. Prather
-
Patent number: 11544207Abstract: A computing system having memory components, including first memory and second memory, wherein the first memory is available to a host system for read and write access over a memory bus during one or more of a first plurality of windows. The computing system further includes a processing device, operatively coupled with the memory components, to: receive, from a driver of the host system, a request regarding a page of data stored in the second memory; responsive to the request, transfer the page from the second memory to a buffer; and write the page from the buffer to the first memory, wherein the page is written to the first memory during at least one of a second plurality of windows corresponding to a refresh timing for the memory bus, and the refresh timing is controlled at the host system.Type: GrantFiled: May 14, 2021Date of Patent: January 3, 2023Assignee: Micron Technology, Inc.Inventors: Paul Stonelake, Bryan Theodore Silbermann, Frank F. Ross
-
Patent number: 11538508Abstract: The present disclosure provides techniques for using a multiple-port buffer to improve a transaction rate of a memory module. In an example, a memory module can include a circuit board having an external interface, first memory devices mounted to the circuit board, and a first multiple-port buffer circuit mounted to the circuit board. The first multiple-port buffer circuit can include a first port coupled to data lines of the external interface, the first port configured to operate at a first transaction rate, a second port coupled to data lines of a first plurality of the first memory devices, and a third port coupled to data lines of a second plurality of the first memory devices. The second and third ports can be configured to operate at a second transaction rate, wherein the second transaction rate is slower than the first transaction rate.Type: GrantFiled: December 30, 2020Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: Jasper S. Gibbons, Matthew A. Prather, Brent Keeth, Frank F Ross, Daniel Benjamin Stewart, Randall J. Rooney
-
Patent number: 11531490Abstract: The present disclosure includes apparatuses and methods related to data transfer in memory. An example apparatus can include a first number of memory devices coupled to a host via a first number of ports and a second number of memory devices coupled to the first number of memory device via a second number of ports, wherein a first number of commands are executed to transfer data between the first number of memory devices and the host via the first number of ports and a second number of commands are executed to transfer data between the first number of memory device and the second number of memory device via the second number of ports.Type: GrantFiled: August 3, 2020Date of Patent: December 20, 2022Assignee: Micron Technology, Inc.Inventor: Frank F. Ross