Patents by Inventor Frank van der Goes
Frank van der Goes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240106446Abstract: Described herein are systems and methods related to a converter includes a number of unit cells. The unit cells each include a first transistor and a second transistor. The first transistor is coupled in series with an output of the unit cell, and the second transistor is configured to have a capacitive characteristic that reduces a non-linear capacitive characteristic of the first transistor. The converter can be a voltage or current mode digital to analog converter.Type: ApplicationFiled: September 22, 2022Publication date: March 28, 2024Applicant: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Jan Mulder, Frank Van der Goes, Mohammadreza Mehrpoo, Sijia Wang
-
Publication number: 20240063805Abstract: Described herein are related to a device including a digital-to-analog converter (DAC) configured to convert a digital signal into an analog signal. In one aspect, the device includes a first circuit configured to generate a first signal. In one aspect, the device includes a second circuit coupled to the first circuit. The second circuit may be configured to generate a second signal, based on the first signal. The second signal may have a first edge according to the first signal. In one aspect, the device includes a third circuit coupled to the second circuit. The third circuit may be configured to generate a third signal having a second edge, in response to the first edge of the second signal. In one aspect, an amplitude of the third signal may correspond to one bit.Type: ApplicationFiled: August 17, 2022Publication date: February 22, 2024Applicant: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Jan Mulder, Frank Van der Goes, Mohammadreza Mehrpoo, Sijia Wang
-
Publication number: 20240063809Abstract: A digital-to-analog converter (DAC) calibration system comprising: a DAC configured to convert digital input to an analog input, a detector configured to measure the analog outputs of the plurality of DAC unit cells and combine the analog outputs to create an overall analog output signal, and a calibration engine. The calibration engine is configured to calibrate the DAC.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Inventors: Jan Mulder, Frank Van der Goes, Mohammadreza Mehrpoo, Sijia Wang, Jeffrey Allan Riley
-
Publication number: 20240063807Abstract: Novel solutions for calibration of a digital-to-analog converter (DAC). Some solutions allow for the calibration of a DAC without an isolation switch and/or calibration based on signal measurements taken at the output stage of a device comprising the DAC.Type: ApplicationFiled: September 30, 2023Publication date: February 22, 2024Inventors: Jan Roelof Westra, Mohammadreza Mehrpoo, Frank van der Goes
-
Publication number: 20240063776Abstract: Described herein are related to a device for communication. In one aspect, the device a first circuit configured to generate a signal. In one aspect, the device includes a port. In one aspect, the device includes a set of switches. Each switch of the set of switches may be coupled in parallel between the first circuit and the port. In one aspect, the device includes a second circuit configured to enable a subset of the set of switches, according to an amplitude of the signal.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Applicant: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Mohammadreza Mehrpoo, Frank Van der Goes, Jan Mulder, Alireza Nilchi, Sijia Wang
-
Publication number: 20240063808Abstract: Described herein are related to a calibration circuit for a digital to analog converter (DAC) including a plurality of DAC cells. The calibration circuit including a chopper circuit configured to receive a first signal from a first DAC cell of the plurality of DAC cells and receive a second signal from a second DAC cell of the plurality of DAC cells. The calibration circuit including a comparator circuit configured to receive the first signal and the second signal from the chopper circuit, provide a third signal indicating at least one of the first signal or the second signal. The calibration circuit also including a second circuit configured to offset a first voltage associated with the comparator circuit and configured to offset a second voltage associated with the chopper circuit.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Applicant: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Jan Mulder, Frank Van der Goes, Mohammadreza Mehrpoo, Sijia Wang, Jeffrey Allan Riley
-
Publication number: 20240063832Abstract: Described herein are related to a device for communication. In one aspect, the device includes a first circuit configured to generate a first signal and a second signal at a first frequency, according to a third signal at a second frequency higher than the first frequency. The first signal and the second signal may have opposite phases with each other. In one aspect, the device includes a second circuit configured to provide a difference between the first signal and the second signal as a fourth signal. In one aspect, the device includes a third circuit configured to provide the first signal to the second circuit, and resonate at a third frequency between the first frequency and the second frequency. In one aspect, the device includes a fourth circuit configured to provide the second signal to the second circuit, and resonate at the third frequency.Type: ApplicationFiled: August 16, 2022Publication date: February 22, 2024Applicant: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Mohammadreza Mehrpoo, Frank van der Goes, Jan Mulder, Sijia Wang
-
Patent number: 10020829Abstract: In some aspects, the disclosure is directed to methods and systems for improving noise figure of a wireless receiver. A wireless transmitter up-converts a first signal using a shared clock source in one or more embodiments. The wireless transmitter transmits the up-converted first signal in a first communication protocol and phase noise from the shared clock source in one or more embodiments. A wireless receiver receives, during transmission of the up-converted first signal, a plurality of signals including a second signal in a second communication protocol, a portion of the up-converted first signal and a portion of the phase noise, in one or more embodiments. The wireless receiver down-converts the received plurality of signals using the shared clock source to reduce or cancel the phase noise in one or more embodiments.Type: GrantFiled: July 7, 2015Date of Patent: July 10, 2018Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventor: Frank Van der Goes
-
Patent number: 9614662Abstract: In some aspects, the disclosure is directed to methods and systems of a multi-input receiver. In one or more embodiments, a receiver receives a plurality of signals each via a respective one of a plurality of wireless channels. In one or more embodiments, a processing stage of the receiver combines the received plurality of signals into a combined signal for input to an analog-to-digital converter (ADC) of the receiver. In one or more embodiments, the ADC generates, at a predetermined sampling frequency, samples of the combined signal. In one or more embodiments, the receiver recovers from the generated samples at least one signal component corresponding to at least one of the plurality of signals.Type: GrantFiled: April 21, 2015Date of Patent: April 4, 2017Assignee: BROADCOM CORPORATIONInventors: Frank Van der Goes, Jiangfeng Wu, David Garrett
-
Publication number: 20160285617Abstract: In some aspects, the disclosure is directed to methods and systems of a multi-input receiver. In one or more embodiments, a receiver receives a plurality of signals each via a respective one of a plurality of wireless channels. In one or more embodiments, a processing stage of the receiver combines the received plurality of signals into a combined signal for input to an analog-to-digital converter (ADC) of the receiver. In one or more embodiments, the ADC generates, at a predetermined sampling frequency, samples of the combined signal. In one or more embodiments, the receiver recovers from the generated samples at least one signal component corresponding to at least one of the plurality of signals.Type: ApplicationFiled: April 21, 2015Publication date: September 29, 2016Inventors: Frank Van der Goes, Jiangfeng Wu, David Garrett
-
Publication number: 20160241280Abstract: In some aspects, the disclosure is directed to methods and systems for improving noise figure of a wireless receiver. A wireless transmitter up-converts a first signal using a shared clock source in one or more embodiments. The wireless transmitter transmits the up-converted first signal in a first communication protocol and phase noise from the shared clock source in one or more embodiments. A wireless receiver receives, during transmission of the up-converted first signal, a plurality of signals including a second signal in a second communication protocol, a portion of the up-converted first signal and a portion of the phase noise, in one or more embodiments. The wireless receiver down-converts the received plurality of signals using the shared clock source to reduce or cancel the phase noise in one or more embodiments.Type: ApplicationFiled: July 7, 2015Publication date: August 18, 2016Inventor: Frank Van der Goes
-
Patent number: 9031177Abstract: A receiver is disclosed that is capable of correcting for harmonic distortion injected into received analog signals. The receiver splits the analog signal in the analog front-end and modifies the split analog signals with a difference signal. After amplification and/or sampling, the modified analog signals are recombined in a main data pathway and are kept separate in a secondary pathway. Utilizing the difference signal, a feedback loop that includes distorters and an LMS filter detects the distortion coefficient of the harmonic distortion. A distorter in the main data pathway utilizes the detected distortion coefficient to correct the harmonic distortion in the analog signal.Type: GrantFiled: December 20, 2012Date of Patent: May 12, 2015Assignee: Broadcom CorporationInventors: Frank van der Goes, Jan Roelof Westra
-
Publication number: 20140177768Abstract: A receiver is disclosed that is capable of correcting for harmonic distortion injected into received analog signals. The receiver splits the analog signal in the analog front-end and modifies the split analog signals with a difference signal. After amplification and/or sampling, the modified analog signals are recombined in a main data pathway and are kept separate in a secondary pathway. Utilizing the difference signal, a feedback loop that includes distorters and an LMS filter detects the distortion coefficient of the harmonic distortion. A distorter in the main data pathway utilizes the detected distortion coefficient to correct the harmonic distortion in the analog signal.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: Broadcom CorporationInventors: Frank van der Goes, Jan Roelof Westra
-
Publication number: 20140167989Abstract: A multi-lane analog-to-digital converter (ADC) is disclosed that is capable of compensating for one or more of its impairments such that its digital output accurately represents its analog input. The multi-lane ADC can compensate for unwanted phase offsets between multiple phases of a sampling clock used by the multi-lane ADC, unwanted bandwidth mismatches between lanes in the multi-lane ADC, and/or unwanted gain mismatches between the lanes in the multi-lane ADC to provide some examples.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Applicant: Broadcom CorporationInventors: Frank van der GOES, Christopher Ward, Klaas Bult
-
Patent number: 8749410Abstract: A multi-lane analog-to-digital converter (ADC) is disclosed that is capable of compensating for one or more of its impairments such that its digital output accurately represents its analog input. The multi-lane ADC can compensate for unwanted phase offsets between multiple phases of a sampling clock used by the multi-lane ADC, unwanted bandwidth mismatches between lanes in the multi-lane ADC, and/or unwanted gain mismatches between the lanes in the multi-lane ADC to provide some examples.Type: GrantFiled: December 19, 2012Date of Patent: June 10, 2014Assignee: Broadcom CorporationInventors: Frank Van Der Goes, Christopher Ward, Klaas Bult
-
Publication number: 20140084970Abstract: An electrical circuit comprising a line driver for providing Ethernet signals is disclosed. The line driver comprises a voltage mode line driver for producing 1000BT and 100BT Ethernet signals and an active output impedance line driver arranged parallel to the voltage mode line driver. The line driver is capable of producing 1000BT or 100BT or 10BT Ethernet signals, wherein either the voltage mode line driver or the active impedance line driver is active.Type: ApplicationFiled: December 2, 2013Publication date: March 27, 2014Applicant: Broadcom CorporationInventors: Frank van der GOES, Christopher M. Ward, Jan Mulder, Ovidiu Bajdechi
-
Patent number: 8674866Abstract: In one method embodiment, receiving a data signal; and converting the data signal to an analog signal over plural clock cycles, the converting comprising: during a first clock cycle of the plural clock cycles, switching on one or more first current cells of a first bank while simultaneously a second bank comprising second current cells is switched off or almost off; and during a second clock cycle of the plural clock cycles, the second clock cycle immediately subsequent to the first clock cycle, switching on one or more of the second current cells of the second bank while simultaneously the first bank is switched off or almost off.Type: GrantFiled: June 21, 2012Date of Patent: March 18, 2014Assignee: Broadcom CorporationInventors: Christopher Ward, Frank Van der Goes
-
Publication number: 20130342378Abstract: In one method embodiment, receiving a data signal; and converting the data signal to an analog signal over plural clock cycles, the converting comprising: during a first clock cycle of the plural clock cycles, switching on one or more first current cells of a first bank while simultaneously a second bank comprising second current cells is switched off or almost off; and during a second clock cycle of the plural clock cycles, the second clock cycle immediately subsequent to the first clock cycle, switching on one or more of the second current cells of the second bank while simultaneously the first bank is switched off or almost off.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Applicant: BROADCOM CORPORATIONInventors: Christopher Michael Ward, Frank Van der Goes
-
Patent number: 8598906Abstract: An electrical circuit comprising a line driver for providing Ethernet signals is disclosed. The line driver comprises a voltage mode line driver for producing 1000BT and 100BT Ethernet signals and an active output impedance line driver arranged parallel to the voltage mode line driver. The line driver is capable of producing 1000BT or 100BT or 10BT Ethernet signals, wherein either the voltage mode line driver or the active impedance line driver is active.Type: GrantFiled: May 11, 2007Date of Patent: December 3, 2013Assignee: Broadcom CorporationInventors: Frank van der Goes, Christopher M. Ward, Jan Mulder, Ovidiu Bajdechi
-
Publication number: 20130182717Abstract: Aspects of a method and system for a power reduction scheme for Ethernet PHYs are provided. An Ethernet PHY in a link partner may disable transmission via a transmit DAC integrated during an inactive connection, 10Base-T autonegotiation operation, and/or active 10Base-T connection with no data packet transmission. The DAC may be a voltage mode or current mode DAC. The PHY or a MAC device may determine when to disable transmission via the DAC. In this regard, the PHY or the MAC device may generate appropriate signals for disabling the transmission. The DAC may be enabled for transmission by the PHY or the MAC device when a connection becomes active or when an active 10Base-T connection is ready to transmit data. Moreover, the PHY may enable transmission via the DAC when operating in a forced 10Base-T mode of operation and the connection to the link partner is active.Type: ApplicationFiled: November 1, 2012Publication date: July 18, 2013Applicant: BROADCOM CORPORATIONInventors: Mark Berman, Manolito Catalasan, Ovidiu Bajdechi, Christopher M. Ward, Bruce H. Conway, Derek Tam, Frank van der Goes