Patents by Inventor Frederic Boeuf
Frederic Boeuf has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12525771Abstract: A germanium waveguide is formed from a P-type silicon substrate that is coated with a heavily-doped N-type germanium layer and a first N-type doped silicon layer. Trenches are etched into the silicon substrate to form a stack of a substrate strip, a germanium strip, and a first silicon strip. This structure is then coated with a silicon nitride layer.Type: GrantFiled: April 7, 2022Date of Patent: January 13, 2026Assignee: STMicorelectronics (Crolles 2) SASInventors: Mathias Prost, Moustafa El Kurdi, Philippe Boucaud, Frederic Boeuf
-
Patent number: 11709315Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: GrantFiled: December 2, 2021Date of Patent: July 25, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Frederic Boeuf, Charles Baudot
-
Patent number: 11698296Abstract: A light sensor includes a semiconductor substrate supporting a number of pixels. Each pixel includes a photoconversion zone extending in the substrate between a front face and a back face of the substrate. An optical diffraction grating is arranged over the back face of the substrate at a position facing the photoconversion zone of the pixel. For at least two different pixels of the light sensor, the optical diffraction gratings have different pitches. Additionally, the optical grating of each pixel is surrounded by an opaque wall configured to absorb at operating wavelengths of the sensor.Type: GrantFiled: September 17, 2020Date of Patent: July 11, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Stephane Monfray, Olivier Le Neel, Frederic Boeuf
-
Publication number: 20220231483Abstract: A germanium waveguide is formed from a P-type silicon substrate that is coated with a heavily-doped N-type germanium layer and a first N-type doped silicon layer. Trenches are etched into the silicon substrate to form a stack of a substrate strip, a germanium strip, and a first silicon strip. This structure is then coated with a silicon nitride layer.Type: ApplicationFiled: April 7, 2022Publication date: July 21, 2022Applicant: STMicroelectronics (Crolles 2) SASInventors: Mathias PROST, Moustafa EL KURDI, Philippe BOUCAUD, Frederic BOEUF
-
Patent number: 11329455Abstract: A germanium waveguide is formed from a P-type silicon substrate that is coated with a heavily-doped N-type germanium layer and a first N-type doped silicon layer. Trenches are etched into the silicon substrate to form a stack of a substrate strip, a germanium strip, and a first silicon strip. This structure is then coated with a silicon nitride layer.Type: GrantFiled: May 6, 2020Date of Patent: May 10, 2022Assignee: STMicroelectronics (Crolles 2) SASInventors: Mathias Prost, Moustafa El Kurdi, Philippe Boucaud, Frederic Boeuf
-
Publication number: 20220091330Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: ApplicationFiled: December 2, 2021Publication date: March 24, 2022Applicant: STMicroelectronics (Crolles 2) SASInventors: Frederic BOEUF, Charles BAUDOT
-
Patent number: 11231548Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: GrantFiled: April 13, 2020Date of Patent: January 25, 2022Assignee: STMicroelectronics (Crolles 2) SASInventors: Frederic Boeuf, Charles Baudot
-
Patent number: 11165220Abstract: A structure includes a semiconductor support, a semiconductor region overlying the semiconductor support, a silicon nitride layer surrounding and straining the semiconductor region, and a metal foot separating the silicon nitride layer from the semiconductor support. The semiconductor region includes germanium. The semiconductor region can be a resonator of a laser or a waveguide.Type: GrantFiled: October 19, 2017Date of Patent: November 2, 2021Assignees: STMicroelectronics (Crolles 2) SAS, Universite Paris-Saclay, Centre National de la Recherche ScientifiqueInventors: Anas Elbaz, Moustafa El Kurdi, Abdelhanin Aassime, Philippe Boucaud, Frederic Boeuf
-
Publication number: 20210119416Abstract: A structure includes a semiconductor support, a semiconductor region overlying the semiconductor support, a silicon nitride layer surrounding and straining the semiconductor region, and a metal foot separating the silicon nitride layer from the semiconductor support. The semiconductor region includes germanium. The semiconductor region can be a resonator of a laser or a waveguide.Type: ApplicationFiled: October 19, 2017Publication date: April 22, 2021Inventors: Anas Elbaz, Moustafa El Kurdi, Abdelhanin Aassime, Philippe Boucaud, Frederic Boeuf
-
Publication number: 20210088378Abstract: A light sensor includes a semiconductor substrate supporting a number of pixels. Each pixel includes a photoconversion zone extending in the substrate between a front face and a back face of the substrate. An optical diffraction grating is arranged over the back face of the substrate at a position facing the photoconversion zone of the pixel. For at least two different pixels of the light sensor, the optical diffraction gratings have different pitches. Additionally, the optical grating of each pixel is surrounded by an opaque wall configured to absorb at operating wavelengths of the sensor.Type: ApplicationFiled: September 17, 2020Publication date: March 25, 2021Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Stephane MONFRAY, Olivier LE NEEL, Frederic BOEUF
-
Publication number: 20200266609Abstract: A germanium waveguide is formed from a P-type silicon substrate that is coated with a heavily-doped N-type germanium layer and a first N-type doped silicon layer. Trenches are etched into the silicon substrate to form a stack of a substrate strip, a germanium strip, and a first silicon strip. This structure is then coated with a silicon nitride layer.Type: ApplicationFiled: May 6, 2020Publication date: August 20, 2020Applicant: STMicroelectronics (Crolles 2) SASInventors: Mathias PROST, Moustafa EL KURDI, Philippe BOUCAUD, Frederic BOEUF
-
Publication number: 20200241201Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: ApplicationFiled: April 13, 2020Publication date: July 30, 2020Applicant: STMicroelectronics (Crolles 2) SASInventors: Frederic BOEUF, Charles BAUDOT
-
Patent number: 10686297Abstract: A germanium waveguide is formed from a P-type silicon substrate that is coated with a heavily-doped N-type germanium layer and a first N-type doped silicon layer. Trenches are etched into the silicon substrate to form a stack of a substrate strip, a germanium strip, and a first silicon strip. This structure is then coated with a silicon nitride layer.Type: GrantFiled: March 6, 2015Date of Patent: June 16, 2020Assignee: STMicroelectronics (Crolles 2) SASInventors: Mathias Prost, Moustafa El Kurdi, Philippe Boucaud, Frederic Boeuf
-
Patent number: 10656331Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: GrantFiled: October 10, 2018Date of Patent: May 19, 2020Assignee: STMicroelectronics (Crolles 2) SASInventors: Frederic Boeuf, Charles Baudot
-
Patent number: 10381478Abstract: A substrate of the silicon on insulator type includes a semi-conducting film disposed on a buried insulating layer which is disposed on an unstressed silicon support substrate. The semi-conducting film includes a first film zone of tensile-stressed silicon and a second film zone of tensile-relaxed silicon. Openings through the buried insulating layer permit access to the unstressed silicon support substrate under the first and second film zones. An N channel transistor is formed from the first film zone and a P channel transistor is formed from the second film zone. The second film zone may comprise germanium enriched silicon forming a compressive-stressed region.Type: GrantFiled: April 10, 2017Date of Patent: August 13, 2019Assignees: STMicroelectronics (Crolles 2) SAS, Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Frederic Boeuf, Olivier Weber
-
Patent number: 10359652Abstract: An E/O phase modulator may include a waveguide having an insulating substrate, a single-crystal silicon strip and a polysilicon strip of a same thickness and doped with opposite conductivity types above the insulating substrate, and an insulating interface layer between the single-crystal silicon strip and polysilicon strip. Each of the single-crystal silicon strip and polysilicon strip may be laterally continued by a respective extension, and a respective electrical contact coupled to each extension.Type: GrantFiled: January 11, 2018Date of Patent: July 23, 2019Assignee: STMICROELECTRONICS (CROLLES 2) SASInventors: Charles Baudot, Maurin Douix, Frederic Boeuf, Sébastien Cremer
-
Publication number: 20190049664Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: ApplicationFiled: October 10, 2018Publication date: February 14, 2019Applicant: STMicroelectronics (Crolles 2) SASInventors: Frederic Boeuf, Charles Baudot
-
Patent number: 10126497Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: GrantFiled: December 13, 2016Date of Patent: November 13, 2018Assignee: STMicroelectronics (Crolles 2) SASInventors: Frederic Boeuf, Charles Baudot
-
Publication number: 20180136496Abstract: An E/O phase modulator may include a waveguide having an insulating substrate, a single-crystal silicon strip and a polysilicon strip of a same thickness and doped with opposite conductivity types above the insulating substrate, and an insulating interface layer between the single-crystal silicon strip and polysilicon strip. Each of the single-crystal silicon strip and polysilicon strip may be laterally continued by a respective extension, and a respective electrical contact coupled to each extension.Type: ApplicationFiled: January 11, 2018Publication date: May 17, 2018Inventors: Charles Baudot, Maurin Douix, Frederic Boeuf, Sébastien Cremer
-
Patent number: 9911820Abstract: A method of fabrication, including the steps for supplying a substrate including a layer of semiconductor material covered by a sacrificial gate including a sacrificial gate insulator including a middle part, and edges covered by sacrificial spacers and having a thickness tox; removal of the sacrificial gate insulator and the sacrificial gate material; formation of a conformal deposition of thickness thk of dielectric material inside of the groove formed in order to form a gate insulator, with tox>thk?tox/2; formation of a gate electrode within the groove; removal of the sacrificial spacers so as to open up edges of the gate insulator layer; formation of spacers on the edges of the gate insulator layer on either side of the gate electrode, these spacers having a dielectric constant at the most equal to 3.5.Type: GrantFiled: March 21, 2017Date of Patent: March 6, 2018Assignees: Commissariat A L'Energie Atomique et aux Energies Alternatives, STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: Cyrille Le Royer, Frederic Boeuf, Laurent Grenouillet, Louis Hutin, Yves Morand