Patents by Inventor Friedrich Eppensteiner
Friedrich Eppensteiner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11525858Abstract: A system and method for the predictive maintenance of electronic components that includes sensors at at least one position via which present values of system parameters, such as temperature and voltage, and a signal propagation time at the at least one position are determined, where values of the system parameters and the signal propagation time presently determined by the sensors are retrieved by a central monitoring unit, an individual valid limit value is determined for the signal propagation time at each of the at least one position via the central monitoring unit based on the presently determined values of the system parameters, and the presently determined signal propagation time at each of the at least one position is compared with the associated valid limit value, and a notification is sent to a superordinate level, if the signal propagation time exceeds the limit value to trigger replacement of the electronic component.Type: GrantFiled: July 18, 2018Date of Patent: December 13, 2022Assignee: SIEMENS AKTIENGESELLSCHAFTInventors: Friedrich Eppensteiner, Majid Ghameshlu, Martin Matschnig, Bernhard Fischer, Thomas Hinterstoisser, Herbert Taucher
-
Publication number: 20200166568Abstract: A system and method for the predictive maintenance of electronic components that includes sensors at at least one position via which present values of system parameters, such as temperature and voltage, and a signal propagation time at the at least one position are determined, where values of the system parameters and the signal propagation time presently determined by the sensors are retrieved by a central monitoring unit, an individual valid limit value is determined for the signal propagation time at each of the at least one position via the central monitoring unit based on the presently determined values of the system parameters, and the presently determined signal propagation time at each of the at least one position is compared with the associated valid limit value, and a notification is sent to a superordinate level, if the signal propagation time exceeds the limit value to trigger replacement of the electronic component.Type: ApplicationFiled: July 18, 2018Publication date: May 28, 2020Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Martin MATSCHNIG, Bernhard FISCHER, Thomas HINTERSTOISSER, Herbert TAUCHER
-
Patent number: 10416738Abstract: A method for adjusting a pull resistor on a contact terminal of an electronic module arranged on a printed circuit board, in particular an ASIC, after initiating a restart of the electronic module which, during a run-up process, moves the electronic module from a switched-off state into a switched-on state, wherein after initiating a restart during the run-up process from a partial circuit arranged on the electronic module and operationally ready during the run-up process, adjustment information relating to a desired adjustment of the pull resistor is retrieved from a storage unit arranged on the printed circuit board outside of the electronic module and transmitted via a contact line between the electronic module and the storage unit, where the run-up process of the electronic module is only completed after successful adjustment of the respective pull resistor based on basis the retrieved adjustment information.Type: GrantFiled: January 5, 2017Date of Patent: September 17, 2019Assignee: Siemens AktiengesellschaftInventors: Friedrich Eppensteiner, Majid Ghameshlu, Martin Matschnig, Herbert Taucher
-
Patent number: 10318458Abstract: A circuit arrangement and method for temporally limiting and separating access between at least one master unit and at least one slave unit via a network-on-a-chip bus system in a system-on-a-chip, wherein the access between the at least one master and slave units is implemented via communication paths defined by bus interfaces, where within the circuit arrangement, the network-on-a-chip bus system is expanded by an adaptation unit that includes an access manager and a complementary logic for the bus interfaces, where the adaptation unit and the bus interfaces are then controlled by the access manager via the complementary logic using a communication plan such that access between the master and slave units via the communication paths specified by bus interfaces is performed in accordance with the temporal requirements of the communication plan so that time-controlled systems can be implemented simply using commercially obtainable standard bus systems.Type: GrantFiled: June 2, 2014Date of Patent: June 11, 2019Assignee: Siemens AG ÖsterreichInventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
-
Patent number: 10311253Abstract: A method for protecting an integrated circuit against unauthorized access to key registers, wherein functions and/or applications of the integrated circuit are unlocked and/or activated via data stored in key registers, such as during the start-up of the integrated circuit and/or during ongoing operation, where if such a key register is accessed, the data word used to perform the access is compared with specified key data, and if access via a data word deviating from the specified key data is detected, the access is marked as unauthorized, the access marked as unauthorized is then recorded and evaluated, and after the analysis, appropriate protective measures are triggered to prevent further unauthorized access such that a key register method for protecting sensitive data is expanded in a simple manner and hacker attacks are quickly detected and thwarted.Type: GrantFiled: July 15, 2014Date of Patent: June 4, 2019Assignee: Siemens AG ÖsterreichInventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
-
Patent number: 10133881Abstract: A circuit arrangement and method for securing an integrated electronic circuit against scans of an address space, wherein the circuit arrangement has at least one master unit and at least one slave unit interconnected via a bus system for access of the master unit to the slave unit, and addresses are used from an address space that is allocated and used in accordance with functionalities of the integrated electronic circuit, where a defense slave unit is connected to the bus system, access to unused address regions of the address space are forwarded to the defense slave unit, the access is analyzed and evaluated by the defense slave unit and depending on an analysis result and the respective access type, defensive measures are triggered, such that address space scans are interrupted or a potential scan result is rendered useless in a simple manner.Type: GrantFiled: July 17, 2014Date of Patent: November 20, 2018Assignee: Siemens AG ÖsterreichInventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
-
Publication number: 20170199555Abstract: A method for adjusting a pull resistor on a contact terminal of an electronic module arranged on a printed circuit board, in particular an ASIC, after initiating a restart of the electronic module which, during a run-up process, moves the electronic module from a switched-off state into a switched-on state, wherein after initiating a restart during the run-up process from a partial circuit arranged on the electronic module and operationally ready during the run-up process, adjustment information relating to a desired adjustment of the pull resistor is retrieved from a storage unit arranged on the printed circuit board outside of the electronic module and transmitted via a contact line between the electronic module and the storage unit, where the run-up process of the electronic module is only completed after successful adjustment of the respective pull resistor based on basis the retrieved adjustment information.Type: ApplicationFiled: January 5, 2017Publication date: July 13, 2017Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Martin MATSCHNIG, Herbert TAUCHER
-
Publication number: 20160203325Abstract: A method for protecting an integrated circuit against unauthorized access to key registers, wherein functions and/or applications of the integrated circuit are unlocked and/or activated via data stored in key registers, such as during the start-up of the integrated circuit and/or during ongoing operation, where if such a key register is accessed, the data word used to perform the access is compared with specified key data, and if access via a data word deviating from the specified key data is detected, the access is marked as unauthorized, the access marked as unauthorized is then recorded and evaluated, and after the analysis, appropriate protective measures are triggered to prevent further unauthorized access such that a key register method for protecting sensitive data is expanded in a simple manner and hacker attacks are quickly detected and thwarted.Type: ApplicationFiled: July 15, 2014Publication date: July 14, 2016Applicant: Siemens AG OsterreichInventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Herbert TAUCHER
-
Publication number: 20160203092Abstract: A circuit arrangement and method for temporally limiting and separating access between at least one master unit and at least one slave unit via a network-on-a-chip bus system in a system-on-a-chip, wherein the access between the at least one master and slave units is implemented via communication paths defined by bus interfaces, where within the circuit arrangement, the network-on-a-chip bus system is expanded by an adaptation unit that includes an access manager and a complementary logic for the bus interfaces, where the adaptation unit and the bus interfaces are then controlled by the access manager via the complementary logic using a communication plan such that access between the master and slave units via the communication paths specified by bus interfaces is performed in accordance with the temporal requirements of the communication plan so that time-controlled systems can be implemented simply using commercially obtainable standard bus systems.Type: ApplicationFiled: June 2, 2014Publication date: July 14, 2016Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Herbert TAUCHER
-
Publication number: 20160203341Abstract: A circuit arrangement and method for securing an integrated electronic circuit against scans of an address space, wherein the circuit arrangement has at least one master unit and at least one slave unit interconnected via a bus system for access of the master unit to the slave unit, and addresses are used from an address space that is allocated and used in accordance with functionalities of the integrated electronic circuit, where a defense slave unit is connected to the bus system, access to unused address regions of the address space are forwarded to the defense slave unit, the access is analyzed and evaluated by the defense slave unit and depending on an analysis result and the respective access type, defensive measures are triggered, such that address space scans are interrupted or a potential scan result is rendered useless in a simple manner.Type: ApplicationFiled: July 17, 2014Publication date: July 14, 2016Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Herbert TAUCHER
-
Publication number: 20160004647Abstract: A circuit arrangement and method for accessing slave units in a system on chip in a controlled manner, wherein an access of a master unit of the system on chip to one of the slave units is performed via a network-on-chip bus system using an access address, where a memory protection unit is integrated between the at least one master unit and the network-on-chip bus system, and access authorization of the master unit to a slave unit is checked by the memory protection unit by comparing the access address with specified address sections, and when an unauthorized access of the master unit to a slave unit is identified, the access address is modified by the memory protection unit such that the unauthorized access is terminated in the network-on-chip bus system.Type: ApplicationFiled: February 12, 2014Publication date: January 7, 2016Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Ulrich HAHN, Herbert TAUCHER
-
Publication number: 20150095861Abstract: In an application-specific integrated circuit (ASIC), a description of the logic circuit is formulated in a hardware description language and then converted into a description of a corresponding physical circuit, i.e., into a netlist, using a conversion program, i.e., a synthesis tool. The description at least largely consisting of standard cells. During the conversion process, the standard cells which are used in the netlist are replaced with standard cell versions which have a correspondingly balanced power dissipation. Spying on a mode of operation of the circuit by analyzing a power consumption of the circuit is thus advantageously hindered or prevented, in particular in security-relevant circuits.Type: ApplicationFiled: April 12, 2013Publication date: April 2, 2015Applicant: SIEMENS AG ÖSTERREICHInventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
-
Publication number: 20050015689Abstract: The invention relates to an electronic component with an integrated semiconductor circuit that comprises a core with functional flip-flops. A part of the functional flip-flops is linked as input flip-flops with input pins of the component and a part of the functional flip-flops is linked as output flip-flops with output pins of the component. In order to allow for efficient and cost-effective ASIC qualification methods that can be carried out rapidly and that take into consideration the growing complexity of integrated circuits and the rapid development of technology, the invention provides a method and a device wherein the input flip-flops and the output flip-flops are interconnected to a shift register during a qualification measurement of the component.Type: ApplicationFiled: August 30, 2002Publication date: January 20, 2005Inventors: Friedrich Eppensteiner, Majid Ghameshlu, Karlheinz Krause
-
Patent number: 6598138Abstract: Using an allocation function (ZF) within at least one central control unit (ST) that controls the communication and the data exchange between such active units respectively connected to a control unit via a bus interface, particularly at least one microprocessor (CPU) and at least one input/output unit (AE1, AE2), and a memory (SP) connected to a memory unit, such a memory access (ZG1, ZG2) is withdrawn from an active unit and allocated to a different active unit no later than the point in time at which the last command (PRECHARGE1) of the current memory access cycle is directed to the memory from a control unit connected to the memory.Type: GrantFiled: December 28, 2000Date of Patent: July 22, 2003Assignee: Siemens AktiengesellschaftInventors: Wolfgang Marik, Friedrich Eppensteiner