Patents by Inventor Fu-Yang Chen
Fu-Yang Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20260302590Abstract: An antenna package and a vehicle-mounted antenna device are provided. The antenna package includes a first outer substrate, a second outer substrate, a surrounding wall, and an antenna module. The surrounding wall includes a support structure. The support structure is disposed between the first outer substrate and the second outer substrate. The first outer substrate, the second outer substrate, and the support structure define an accommodating space. The support structure has a support groove that communicates with the accommodating space. The antenna module is located in the accommodating space and disposed in the support groove. There are multiple gaps between the antenna module and the first outer substrate and between the antenna module and the second outer substrate.Type: ApplicationFiled: December 4, 2025Publication date: October 1, 2026Inventors: Hao-Lun HSIEH, Xiao-Yun Li, Yu-Hao Chang, Fu-Yang Chen, Jhih-Jhu Jhan, Chun Chang, Shuo-Yang Sun
-
Publication number: 20260302647Abstract: An antenna device and a vehicle-mounted antenna device are provided. The antenna device includes a substrate, a support wall, an antenna unit, and a metal plate. The support wall is connected to the substrate and extends from the substrate in a direction away from the substrate. The substrate and the support wall define a space. The antenna unit is located in the space and disposed on the substrate. The metal plate is located in the space and disposed on the support wall. The metal plate is separated from the antenna unit.Type: ApplicationFiled: October 20, 2025Publication date: October 1, 2026Inventors: Fu-Yang CHEN, Shuo-Yang Sun, Chun Chang, Hao-Lun Hsieh, Jhih-Jhu Jhan, Xiao-Yun Li, Yu-Hao Chang
-
Publication number: 20260291051Abstract: An antenna packaging structure includes an electrode layer, a first circuit structure, at least one inorganic dielectric layer, at least one organic dielectric layer, a second circuit structure, and a chip. The first circuit structure is disposed on the electrode layer and includes a conductive layer. The at least one inorganic dielectric layer is disposed between the conductive layer of the first circuit structure and the electrode layer. The electrode layer, the first circuit structure, and the at least one inorganic dielectric layer are disposed on a lower side of the at least one organic dielectric layer. At least one portion of the second circuit structure is disposed on an upper side of the at least one organic dielectric layer. The chip is disposed on the upper side of the at least one organic dielectric layer.Type: ApplicationFiled: October 27, 2025Publication date: September 24, 2026Applicant: AUO CorporationInventors: Xiao Yun Li, Shuo-Yang Sun, Hao-Lun Hsieh, Chun Chang, Yu-Hao Chang, Fu-Yang Chen, Jhih-Jhu Jhan
-
Patent number: 12696599Abstract: A light emitting diode (LED) package structure includes a first insulating layer, a first conductive pattern, a second insulating layer, a second conductive pattern, an LED element, and a solder material. The first conductive pattern has a first portion and a second portion, the first portion fills a through hole of the first insulating layer, and the second portion is disposed on the first insulating layer. The second insulating layer is disposed on the first insulating layer and covers the first conductive pattern. The second portion of the first conductive pattern is sandwiched between the first insulating layer and the second insulating layer. The second conductive pattern is disposed on the second insulating layer and is electrically connected to the first conductive pattern. The LED element is bonded to the second conductive pattern. The solder material is disposed on the first portion of the first conductive pattern.Type: GrantFiled: August 23, 2022Date of Patent: July 28, 2026Assignee: AUO CorporationInventors: Shuo-Yang Sun, Hao-Lun Hsieh, Xiao-Yun Li, Yu-Hao Chang, Fu-Yang Chen, Jhih-Jhu Jhan, Yu-Chih Wang, Ying-Hui Lai
-
Patent number: 12494459Abstract: A light emitting device includes a light emitting diode package structure. The light emitting diode package structure includes a circuit structure, a plurality of light emitting diodes, and an encapsulation layer. The light emitting diodes are disposed on the circuit structure and electrically connected to the circuit structure. The encapsulation layer covers top surfaces and side surfaces of the light emitting diodes and a side surface of the circuit structure.Type: GrantFiled: December 22, 2022Date of Patent: December 9, 2025Assignee: AUO CorporationInventors: Hao-Lun Hsieh, Shuo-Yang Sun, Fu-Yang Chen, Xiao-Yun Li, Yu-Hao Chang, Jhih-Jhu Jhan
-
Publication number: 20240194652Abstract: A light emitting device includes a light emitting diode package structure. The light emitting diode package structure includes a circuit structure, a plurality of light emitting diodes, and an encapsulation layer. The light emitting diodes are disposed on the circuit structure and electrically connected to the circuit structure. The encapsulation layer covers top surfaces and side surfaces of the light emitting diodes and a side surface of the circuit structure.Type: ApplicationFiled: December 22, 2022Publication date: June 13, 2024Applicant: AUO CorporationInventors: Hao-Lun Hsieh, Shuo-Yang Sun, Fu-Yang Chen, Xiao-Yun Li, Yu-Hao Chang, Jhih-Jhu Jhan
-
Patent number: 11678441Abstract: A circuit carrier board structure includes a first substrate, a second substrate, an adhesive layer, and a plurality of contact pads. The first substrate includes a first surface and a second surface, and also includes a plurality of first build-up layers sequentially stacked. The first build-up layers include a first dielectric layer and a first circuit layer. The second substrate includes a third surface and a fourth surface, and also includes a plurality of second build-up layers sequentially stacked. The second build-up layers include a second dielectric layer and a second circuit layer. The second surface is combined to the third surface. The connection pads are on the first surface and electrically connected to the first circuit layer. The first substrate is electrically connected to the second substrate. A manufacturing method of the circuit carrier board structure is also provided.Type: GrantFiled: November 18, 2020Date of Patent: June 13, 2023Assignee: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Chien-Chou Chen, Fu-Yang Chen, Ra-Min Tain
-
Publication number: 20230064560Abstract: A light emitting diode (LED) package structure includes a first insulating layer, a first conductive pattern, a second insulating layer, a second conductive pattern, an LED element, and a solder material. The first conductive pattern has a first portion and a second portion, the first portion fills a through hole of the first insulating layer, and the second portion is disposed on the first insulating layer. The second insulating layer is disposed on the first insulating layer and covers the first conductive pattern. The second portion of the first conductive pattern is sandwiched between the first insulating layer and the second insulating layer. The second conductive pattern is disposed on the second insulating layer and is electrically connected to the first conductive pattern. The LED element is bonded to the second conductive pattern. The solder material is disposed on the first portion of the first conductive pattern.Type: ApplicationFiled: August 23, 2022Publication date: March 2, 2023Applicant: AUO CorporationInventors: Shuo-Yang Sun, Hao-Lun Hsieh, Xiao-Yun Li, Yu-Hao Chang, Fu-Yang Chen, Jhih-Jhu Jhan, Yu-Chih Wang, Ying-Hui Lai
-
Publication number: 20210282277Abstract: A circuit carrier board includes a first substrate and a second substrate bonding to the first substrate. The first substrate includes a first circuit layer connecting to a plurality of conductive structure. The conductive structures connect to electronic elements. The second substrate contacts the first circuit layer. The second substrate includes a plurality of stacked dielectric layers, and a plurality of second circuit layers are disposed in the dielectric layers. The bottommost layer of the second circuit layers is exposed outside of the dielectric layers, and the topmost layer of the second circuit layers is electrically connected to the first circuit layer. The conductive structure includes a pad and a conductive via. The pad electrically connects to the first circuit layer. A linewidth of the first circuit layer is smaller than a linewidth of the second circuit layer. A manufacturing method of the circuit carrier board is also provided.Type: ApplicationFiled: May 10, 2021Publication date: September 9, 2021Applicant: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Fu-Yang Chen
-
Patent number: 11037869Abstract: A method of preparing a package structure is provided, which includes providing a carrier plate including a supporting layer, a first release layer, and a first metal layer; forming a first dielectric layer over the first metal layer, the first dielectric layer having a plurality of holes, each of the holes having an end portion substantially coplanar with each other at a same plane; forming a plurality of conductive protrusions filling the holes, each of the conductive protrusions having a first end and a second end opposite thereto; forming a circuit layer structure including at least one circuit layer and at least one second dielectric layer, the circuit layer being connected to the second end, the second dielectric layer being disposed over the circuit layer; removing the carrier plate; and removing a portion of the first dielectric layer to expose the conductive protrusions. A package structure is also provided.Type: GrantFiled: November 21, 2019Date of Patent: June 15, 2021Assignee: Unimicron Technology Corp.Inventors: Fu-Yang Chen, Chun-Hsien Chien, Cheng-Hui Wu, Wei-Ti Lin
-
Patent number: 11032917Abstract: A circuit carrier board includes a first substrate and a second substrate bonding to the first substrate. The first substrate includes a first circuit layer connecting to a plurality of conductive structure. The conductive structures connect to electronic elements. The second substrate contacts the first circuit layer. The second substrate includes a plurality of stacked dielectric layers, and a plurality of second circuit layers are disposed in the dielectric layers. The bottommost layer of the second circuit layers is exposed outside of the dielectric layers, and the topmost layer of the second circuit layers is electrically connected to the first circuit layer. The conductive structure includes a pad and a conductive via. The pad electrically connects to the first circuit layer. A linewidth of the first circuit layer is smaller than a linewidth of the second circuit layer. A manufacturing method of the circuit carrier board is also provided.Type: GrantFiled: July 4, 2019Date of Patent: June 8, 2021Assignee: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Fu-Yang Chen
-
Patent number: 10950687Abstract: A manufacturing method of a substrate structure includes the following steps. A first build-up circuit structure is formed. At least one copper pillar is formed on the first build-up circuit structure. A dielectric layer is formed on the first build-up circuit structure, and the dielectric layer wraps the copper pillar. A second build-up circuit structure and a capacitive element are formed on the dielectric layer. In particular, the second build-up circuit structure and the first build-up circuit structure are respectively located at two opposite sides of the dielectric layer. The capacitive element is disposed in a capacitive element setting region within the second build-up circuit structure. The copper pillar penetrates the dielectric layer and is electrically connected to the second build-up circuit structure and the first build-up circuit structure.Type: GrantFiled: May 15, 2020Date of Patent: March 16, 2021Assignee: Unimicron Technology Corp.Inventors: Yu-Hua Chen, Fu-Yang Chen, Chun-Hsien Chien, Chien-Chou Chen, Wei-Ti Lin
-
Publication number: 20210076508Abstract: A circuit carrier board structure includes a first substrate, a second substrate, an adhesive layer, and a plurality of contact pads. The first substrate includes a first surface and a second surface, and also includes a plurality of first build-up layers sequentially stacked. The first build-up layers include a first dielectric layer and a first circuit layer. The second substrate includes a third surface and a fourth surface, and also includes a plurality of second build-up layers sequentially stacked. The second build-up layers include a second dielectric layer and a second circuit layer. The second surface is combined to the third surface. The connection pads are on the first surface and electrically connected to the first circuit layer. The first substrate is electrically connected to the second substrate. A manufacturing method of the circuit carrier board structure is also provided.Type: ApplicationFiled: November 18, 2020Publication date: March 11, 2021Applicant: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Chien-Chou Chen, Fu-Yang Chen, Ra-Min Tain
-
Publication number: 20210057320Abstract: A method of preparing a package structure is provided, which includes providing a carrier plate including a supporting layer, a first release layer, and a first metal layer; forming a first dielectric layer over the first metal layer, the first dielectric layer having a plurality of holes, each of the holes having an end portion substantially coplanar with each other at a same plane; forming a plurality of conductive protrusions filling the holes, each of the conductive protrusions having a first end and a second end opposite thereto; forming a circuit layer structure including at least one circuit layer and at least one second dielectric layer, the circuit layer being connected to the second end, the second dielectric layer being disposed over the circuit layer; removing the carrier plate; and removing a portion of the first dielectric layer to expose the conductive protrusions. A package structure is also provided.Type: ApplicationFiled: November 21, 2019Publication date: February 25, 2021Inventors: Fu-Yang Chen, Chun-Hsien Chien, Cheng-Hui Wu, Wei-Ti Lin
-
Patent number: 10888001Abstract: A circuit carrier board structure includes a first substrate, a second substrate, an adhesive layer, and a plurality of contact pads. The first substrate includes a first surface and a second surface, and also includes a plurality of first build-up layers sequentially stacked. The first build-up layers include a first dielectric layer and a first circuit layer. The second substrate includes a third surface and a fourth surface, and also includes a plurality of second build-up layers sequentially stacked. The second build-up layers include a second dielectric layer and a second circuit layer. The second surface is combined to the third surface. The connection pads are on the first surface and electrically connected to the first circuit layer. The first substrate is electrically connected to the second substrate. A manufacturing method of the circuit carrier board structure is also provided.Type: GrantFiled: January 10, 2019Date of Patent: January 5, 2021Assignee: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Chien-Chou Chen, Fu-Yang Chen, Ra-Min Tain
-
Patent number: 10886264Abstract: A manufacturing method of the light-emitting diode package structure is provided. A carrier is formed. The carrier comprises a first build-up circuit. At least one self-assembled material layer is formed on the first build-up circuit. A first solder mask layer is formed on the first build-up circuit. The first solder mask layer has at least one opening to expose a portion of the at least one self-assembled material layer. At least one light-emitting diode is disposed on the first build-up circuit. The at least one light-emitting diode has a self-assembled pattern, and the at least one light-emitting diode is self-assembled into the at least one opening of the first solder mask layer through a force between the self-assembled pattern and the at least one self-assembled material layer.Type: GrantFiled: May 8, 2020Date of Patent: January 5, 2021Assignee: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Fu-Yang Chen
-
Publication number: 20200273948Abstract: A manufacturing method of a substrate structure includes the following steps. A first build-up circuit structure is formed. At least one copper pillar is formed on the first build-up circuit structure. A dielectric layer is formed on the first build-up circuit structure, and the dielectric layer wraps the copper pillar. A second build-up circuit structure and a capacitive element are formed on the dielectric layer. In particular, the second build-up circuit structure and the first build-up circuit structure are respectively located at two opposite sides of the dielectric layer. The capacitive element is disposed in a capacitive element setting region within the second build-up circuit structure. The copper pillar penetrates the dielectric layer and is electrically connected to the second build-up circuit structure and the first build-up circuit structure.Type: ApplicationFiled: May 15, 2020Publication date: August 27, 2020Applicant: Unimicron Technology Corp.Inventors: Yu-Hua Chen, Fu-Yang Chen, Chun-Hsien Chien, Chien-Chou Chen, Wei-Ti Lin
-
Publication number: 20200266181Abstract: A manufacturing method of the light-emitting diode package structure is provided. A carrier is formed. The carrier comprises a first build-up circuit. At least one self-assembled material layer is formed on the first build-up circuit. A first solder mask layer is formed on the first build-up circuit. The first solder mask layer has at least one opening to expose a portion of the at least one self-assembled material layer. At least one light-emitting diode is disposed on the first build-up circuit. The at least one light-emitting diode has a self-assembled pattern, and the at least one light-emitting diode is self-assembled into the at least one opening of the first solder mask layer through a force between the self-assembled pattern and the at least one self-assembled material layer.Type: ApplicationFiled: May 8, 2020Publication date: August 20, 2020Applicant: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Fu-Yang Chen
-
Patent number: 10700049Abstract: A light-emitting diode package structure includes a carrier, at least one self-assembled material layer, a first solder mask layer, and at least one light-emitting diode. The carrier includes a first build-up circuit. The self-assembled material layer is disposed on the first build-up circuit. The first solder mask layer is disposed on the first build-up circuit. The first solder mask layer has at least one opening to expose a portion of the self-assembled material layer. The light-emitting diode is disposed on the first build-up circuit. The light-emitting diode has a self-assembled pattern. The light-emitting diode is self-assembled into the opening of the first solder mask layer through a force between the self-assembled pattern and the self-assembled material layer. A manufacturing method of the light-emitting diode package structure is also provided.Type: GrantFiled: October 16, 2018Date of Patent: June 30, 2020Assignee: Unimicron Technology Corp.Inventors: Wei-Ti Lin, Chun-Hsien Chien, Fu-Yang Chen
-
Patent number: 10700161Abstract: A manufacturing method of a substrate structure includes the following steps. A first build-up circuit structure is formed. At least one copper pillar is formed on the first build-up circuit structure. A dielectric layer is formed on the first build-up circuit structure, and the dielectric layer wraps the copper pillar. A second build-up circuit structure and a capacitive element are formed on the dielectric layer. In particular, the second build-up circuit structure and the first build-up circuit structure are respectively located at two opposite sides of the dielectric layer. The capacitive element is disposed in a capacitive element setting region within the second build-up circuit structure. The copper pillar penetrates the dielectric layer and is electrically connected to the second build-up circuit structure and the first build-up circuit structure. A substrate structure obtained by the manufacturing method of the substrate structure is provided.Type: GrantFiled: October 15, 2018Date of Patent: June 30, 2020Assignee: Unimicron Technology Corp.Inventors: Yu-Hua Chen, Fu-Yang Chen, Chun-Hsien Chien, Chien-Chou Chen, Wei-Ti Lin