Patents by Inventor Fu-Yi Tsai
Fu-Yi Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240087962Abstract: A semiconductor structure and method for manufacturing thereof are provided. The semiconductor structure includes a silicon substrate having a first surface, a III-V layer on the first surface of the silicon substrate and over a first active region, and an isolation region in a portion of the III-V layer extended beyond the first active region. The first active region is in proximal to the first surface. The method includes the following operations. A silicon substrate having a first device region and a second device region is provided, a first active region is defined in the first device region, a III-V layer is formed on the silicon substrate, an isolation region is defined across a material interface in the III-V layer by an implantation operation, and an interconnect penetrating through the isolation region is formed.Type: ApplicationFiled: November 24, 2023Publication date: March 14, 2024Inventors: MAN-HO KWAN, FU-WEI YAO, RU-YI SU, CHUN LIN TSAI, ALEXANDER KALNITSKY
-
Patent number: 11165003Abstract: An ultraviolet light-emitting diode is disclosed. The ultraviolet light-emitting diode includes a transparent substrate, an ultraviolet illuminant epitaxial structure, and a transparent structure. The transparent substrate includes a first surface and a second surface which are opposite to each other, and a plurality of side surfaces surrounding and disposed between the first surface and the second surface. The ultraviolet illuminant epitaxial structure is disposed on the first surface of the transparent substrate. The transparent structure has a light-entering surface and a light-exiting surface which are opposite to each other. The light-entering surface of the transparent structure is adjacent to the second surface of the transparent substrate, and a refractive index of the transparent structure is between a refractive index of the transparent substrate and a refractive index of air.Type: GrantFiled: December 12, 2019Date of Patent: November 2, 2021Assignee: EPILEDS TECHNOLOGIES, INC.Inventors: Wei-Pu Zheng, Fu-Yi Tsai, Ming-Sen Hsu
-
Publication number: 20210249554Abstract: An ultraviolet light-emitting diode includes a transparent substrate and an ultraviolet illuminant epitaxial structure. The ultraviolet illuminant epitaxial structure includes an N-type semiconductor layer which is disposed on the transparent substrate and comprised of a first portion and a second portion. The first portion of the N-type semiconductor layer includes a light-emitting layer disposed thereon, a P-type semiconductor layer on the light emitting layer, and a P-type contact layer disposed on the P-type semiconductor layer. The second portion of the N-type semiconductor layer includes an N-type semiconductor film disposed thereon and separated from the light-emitting layer. A band gap of the N-type semiconductor film is smaller than a band gap of the light-emitting layer. The N-type contact is disposed on the N-type semiconductor film. The P-type contact is disposed on the P-type contact layer.Type: ApplicationFiled: August 13, 2020Publication date: August 12, 2021Inventors: Yen-Ting LU, Che-Wei KUO, Fu-Yi TSAI, Wei-Pu ZHENG, Kung-Hsieh HSU, Ming-Sen HSU
-
Publication number: 20210167260Abstract: An ultraviolet light-emitting diode is disclosed. The ultraviolet light-emitting diode includes a transparent substrate, an ultraviolet illuminant epitaxial structure, and a transparent structure. The transparent substrate includes a first surface and a second surface which are opposite to each other, and a plurality of side surfaces surrounding and disposed between the first surface and the second surface. The ultraviolet illuminant epitaxial structure is disposed on the first surface of the transparent substrate. The transparent structure has a light-entering surface and a light-exiting surface which are opposite to each other. The light-entering surface of the transparent structure is adjacent to the second surface of the transparent substrate, and a refractive index of the transparent structure is between a refractive index of the transparent substrate and a refractive index of air.Type: ApplicationFiled: December 12, 2019Publication date: June 3, 2021Inventors: Wei-Pu ZHENG, Fu-Yi TSAI, Ming-Sen HSU
-
Publication number: 20150109705Abstract: A method for performing electrostatic discharge (ESD) protection and an associated apparatus are provided, where the method is applied to an electronic device, and the method includes: utilizing a trigger source formed with a plurality of Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) to trigger a discharge operation, where the gate and the drain of any MOSFET within the plurality of MOSFETs are electrically connected to each other, causing the MOSFET to be utilized as a two-terminal component, and the MOSFETs that are respectively utilized as two-terminal components are connected in series; and utilizing an ESD apparatus to perform the discharge operation in response to the trigger of the trigger source, in order to perform ESD protection on the apparatus.Type: ApplicationFiled: January 6, 2014Publication date: April 23, 2015Inventors: Tzu-Heng Chang, Fu-Yi Tsai, Chia-Ku Tsai
-
Patent number: 8749931Abstract: An electrostatic discharge (ESD) protection apparatus includes at least one first transistor and at least one second transistor. The first transistor includes a control terminal, a first terminal, a second terminal, and a bulk. The control terminal and the second terminal of the first transistor are coupled to each other. The first terminal of the first transistor is coupled to one of a pad and a power rail line. Likewise, the second transistor also includes a control terminal, a first terminal, and a second terminal. The first terminal of the second transistor is coupled to the bulk of the first transistor, the bulk of the second transistor is coupled to the second terminal of the first transistor, and the second terminal of the second transistor is coupled to the other of the pad and the power rail line.Type: GrantFiled: April 25, 2012Date of Patent: June 10, 2014Assignee: Faraday Technology Corp.Inventors: Fu-Yi Tsai, Chia-Ku Tsai, Yan-Hua Peng, Ming-Dou Ker
-
Patent number: 8743517Abstract: ESD protection circuit including a resistor and at least one protection transistor; the resistor coupled between an I/O signal node and an internal node of internal circuit, the protection transistors serially coupled between the internal node and a voltage node with each protection transistor comprising a gate and a drain which is coupled to the gate.Type: GrantFiled: June 21, 2012Date of Patent: June 3, 2014Assignee: Faraday Technology Corp.Inventors: Fu-Yi Tsai, Yan-Hua Peng, Chia-Ku Tsai, Ming-Dou Ker
-
Patent number: 8730634Abstract: Electrostatic discharge (ESD) protection circuit including a first silicon controlled rectifier (SCR) and a trigger circuit; the trigger circuit including a first MOS transistor and a second transistor, triggering the first SCR and providing a second SCR shunt with the first SCR during ESD.Type: GrantFiled: April 2, 2012Date of Patent: May 20, 2014Assignee: Faraday Technology Corp.Inventors: Chia-Ku Tsai, Fu-Yi Tsai, Yan-Hua Peng
-
Patent number: 8422180Abstract: An electrostatic discharge (ESD) clamp circuit is provided, which includes a plurality of identical module circuits. The anode of the first module circuit is coupled to the cathode of the ESD clamp circuit. The anode of each of the other module circuits is coupled to the cathode of the previous module circuit. The cathode of the last module circuit is coupled to the ground terminal of the ESD clamp circuit. Each module circuit includes a conduction path and a detection circuit. The detection circuit is coupled to the anode, the cathode and the conduction path of the module circuit. When the rising speed of the voltage at the anode of the module circuit surpasses a threshold value, the detection circuit makes the conduction path conducting.Type: GrantFiled: December 17, 2009Date of Patent: April 16, 2013Assignee: Faraday Technology Corp.Inventors: Chun-Yu Lin, Ming-Dou Ker, Fu-Yi Tsai
-
Publication number: 20130088801Abstract: An electrostatic discharge (ESD) protection apparatus includes at least one first transistor and at least one second transistor. The first transistor includes a control terminal, a first terminal, a second terminal, and a bulk. The control terminal and the second terminal of the first transistor are coupled to each other. The first terminal of the first transistor is coupled to one of a pad and a power rail line. Likewise, the second transistor also includes a control terminal, a first terminal, and a second terminal. The first terminal of the second transistor is coupled to the bulk of the first transistor, the bulk of the second transistor is coupled to the second terminal of the first transistor, and the second terminal of the second transistor is coupled to the other of the pad and the power rail line.Type: ApplicationFiled: April 25, 2012Publication date: April 11, 2013Applicant: FARADAY TECHNOLOGY CORP.Inventors: Fu-Yi Tsai, Chia-Ku Tsai, Yan-Hua Peng, Ming-Dou Ker
-
Patent number: 8395869Abstract: ESD protection circuit with EOS immunity is provided, which includes a first connection circuit, a first EOS control circuit formed by at least a diode, and an ESD clamp respectively coupled between a pad, a first clamp node, an I/O clamp node and a second source node. When the ESD clamp detects ESD through the I/O clamp node, it is triggered to conduct from the I/O clamp node to the second source node. When the pad receives EOS, the first EOS control circuit provides a cross voltage between the first clamp node and the I/O clamp node, such that a voltage of the I/O clamp node becomes less than a characteristic voltage of the ESD clamp to prevent the ESD clamp from reverse conducting.Type: GrantFiled: December 21, 2010Date of Patent: March 12, 2013Assignee: Faraday Technology Corp.Inventors: Fu-Yi Tsai, Po-Chun Hsieh, Wen-Ching Hsiung
-
Publication number: 20130044397Abstract: ESD protection circuit including a resistor and at least one protection transistor; the resistor coupled between an I/O signal node and an internal node of internal circuit, the protection transistors serially coupled between the internal node and a voltage node with each protection transistor comprising a gate and a drain which is coupled to the gate.Type: ApplicationFiled: June 21, 2012Publication date: February 21, 2013Applicant: FARADAY TECHNOLOGY CORPORATIONInventors: Fu-Yi Tsai, Yan-Hua Peng, Chia-Ku Tsai, Ming-Dou Ker
-
Patent number: 8339757Abstract: An ESD protection circuit with multiple domains, which comprises: an ESD protection device, coupled between a first power supplying line and a first ground line; a first internal circuit, having a first terminal coupled to the first power supplying line; a first switch, coupled between a second terminal of the first internal circuit and a second ground line; and a first ESD detection circuit, coupled to the first switch, for detecting an ESD signal, and controls the first switch to be non-conductive when the ESD signal occurs.Type: GrantFiled: April 19, 2010Date of Patent: December 25, 2012Assignee: Faraday Technology Corp.Inventors: Fu-Yi Tsai, Ming-Dou Ker
-
Publication number: 20120275073Abstract: Electrostatic discharge (ESD) protection circuit including a first silicon controlled rectifier (SCR) and a trigger circuit; the trigger circuit including a first MOS transistor and a second transistor, triggering the first SCR and providing a second SCR shunt with the first SCR during ESD.Type: ApplicationFiled: April 2, 2012Publication date: November 1, 2012Applicant: FARADAY TECHNOLOGY CORPORATIONInventors: Chia-Ku Tsai, Fu-Yi Tsai, Yan-Hua Peng
-
Patent number: 8243404Abstract: An ESD protection circuit has a merged triggering mechanism. The ESD protection circuit comprises: an ESD detection circuit, for detecting an ESD voltage to generate a control signal; a first type ESD protection device, for outputting a first trigger current; a second type ESD protection device, for receiving a second trigger current; and a trigger circuit, for constituting a conductive path according to the control signal, such that the trigger circuit can receive the first trigger current from the first type ESD protection device and outputs the second trigger current to the second type ESD protection device.Type: GrantFiled: August 18, 2009Date of Patent: August 14, 2012Assignee: Faraday Technology Corp.Inventors: Ming-Dou Ker, Chun-Yu Lin, Fu-Yi Tsai
-
Publication number: 20120154960Abstract: ESD protection circuit with EOS immunity is provided, which includes a first connection circuit, a first EOS control circuit formed by at least a diode, and an ESD clamp respectively coupled between a pad, a first clamp node, an I/O clamp node and a second source node. When the ESD clamp detects ESD through the I/O clamp node, it is triggered to conduct from the I/O clamp node to the second source node. When the pad receives EOS, the first EOS control circuit provides a cross voltage between the first clamp node and the I/O clamp node, such that a voltage of the I/O clamp node becomes less than a characteristic voltage of the ESD clamp to prevent the ESD clamp from reverse conducting.Type: ApplicationFiled: December 21, 2010Publication date: June 21, 2012Applicant: FARADAY TECHNOLOGY CORPORATIONInventors: Fu-Yi Tsai, Po-Chun Hsieh, Wen-Ching Hsiung
-
Publication number: 20110255200Abstract: An ESD protection circuit with multiple domains, which comprises: an ESD protection device, coupled between a first power supplying line and a first ground line; a first internal circuit, having a first terminal coupled to the first power supplying line; a first switch, coupled between a second terminal of the first internal circuit and a second ground line; and a first ESD detection circuit, coupled to the first switch, for detecting an ESD signal, and controls the first switch to be non-conductive when the ESD signal occurs.Type: ApplicationFiled: April 19, 2010Publication date: October 20, 2011Inventors: Fu-Yi Tsai, Ming-Dou Ker
-
Publication number: 20110149449Abstract: An electrostatic discharge (ESD) clamp circuit is provided, which includes a plurality of identical module circuits. The anode of the first module circuit is coupled to the cathode of the ESD clamp circuit. The anode of each of the other module circuits is coupled to the cathode of the previous module circuit. The cathode of the last module circuit is coupled to the ground terminal of the ESD clamp circuit. Each module circuit includes a conduction path and a detection circuit. The detection circuit is coupled to the anode, the cathode and the conduction path of the module circuit. When the rising speed of the voltage at the anode of the module circuit surpasses a threshold value, the detection circuit makes the conduction path conducting.Type: ApplicationFiled: December 17, 2009Publication date: June 23, 2011Applicant: FARADAY TECHNOLOGY CORP.Inventors: Chun-Yu Lin, Ming-Dou Ker, Fu-Yi Tsai
-
Publication number: 20110043953Abstract: An ESD protection circuit has a merged triggering mechanism. The ESD protection circuit comprises: an ESD detection circuit, for detecting an ESD voltage to generate a control signal; a first type ESD protection device, for outputting a first trigger current; a second type ESD protection device, for receiving a second trigger current; and a trigger circuit, for constituting a conductive path according to the control signal, such that the trigger circuit can receive the first trigger current from the first type ESD protection device and outputs the second trigger current to the second type ESD protection device.Type: ApplicationFiled: August 18, 2009Publication date: February 24, 2011Inventors: Ming-Dou Ker, Chun-Yu Lin, Fu-Yi Tsai