Patents by Inventor Fumitoshi Hatori

Fumitoshi Hatori has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9602384
    Abstract: A semiconductor integrated circuit, operable in a normal mode and a test mode, includes a demodulator, a demodulated signal processing section, a header analysis section, a payload processing section, and a control section. The demodulator demodulates a modulated wireless signal including a synchronization pattern, header, and payload, to generate a demodulated signal. The demodulated signal processing section detects the synchronization pattern from the demodulated signal, generates a synchronization detection signal synchronized to the synchronization pattern, and converts the demodulated signal into a received bit sequence. The header analysis section extracts and analyzes the header to obtain the number of bits of the payload. The payload processing section processes the payload.
    Type: Grant
    Filed: March 2, 2014
    Date of Patent: March 21, 2017
    Assignee: KABUSHIKI KAISHA TOSHIBA
    Inventor: Fumitoshi Hatori
  • Publication number: 20150036676
    Abstract: A semiconductor integrated circuit, operable in a normal mode and a test mode, includes a demodulator, a demodulated signal processing section, a header analysis section, a payload processing section, and a control section. The demodulator demodulates a modulated wireless signal including a synchronization pattern, header, and payload, to generate a demodulated signal. The demodulated signal processing section detects the synchronization pattern from the demodulated signal, generates a synchronization detection signal synchronized to the synchronization pattern, and converts the demodulated signal into a received bit sequence. The header analysis section extracts and analyzes the header to obtain the number of bits of the payload. The payload processing section processes the payload.
    Type: Application
    Filed: March 2, 2014
    Publication date: February 5, 2015
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventor: Fumitoshi HATORI
  • Patent number: 8395410
    Abstract: According to one embodiment, a semiconductor integrated circuit includes a first circuit, a second circuit, and a signal propagation control circuit. The first circuit is configured to have a first power supply terminal. The second circuit is configured to have a second power supply terminal independent of the first power supply terminal. The signal propagation control circuit is configured to provide a first fixed value to the second circuit for a predetermined period after power is supplied to the second circuit, and after the predetermined period, configured to control whether to transfer an output signal from the first circuit to the second circuit or provide the first fixed value to the second circuit.
    Type: Grant
    Filed: February 28, 2011
    Date of Patent: March 12, 2013
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Fumitoshi Hatori
  • Publication number: 20120062314
    Abstract: According to one embodiment, a semiconductor integrated circuit includes a first circuit, a second circuit, and a signal propagation control circuit. The first circuit is configured to have a first power supply terminal. The second circuit is configured to have a second power supply terminal independent of the first power supply terminal. The signal propagation control circuit is configured to provide a first fixed value to the second circuit for a predetermined period after power is supplied to the second circuit, and after the predetermined period, configured to control whether to transfer an output signal from the first circuit to the second circuit or provide the first fixed value to the second circuit.
    Type: Application
    Filed: February 28, 2011
    Publication date: March 15, 2012
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventor: Fumitoshi Hatori
  • Patent number: 7487370
    Abstract: According to the present invention, there is provided a semiconductor device including a power supply circuit which receives an external power supply voltage supplied, and outputs an internal power supply voltage not higher than the external power supply voltage; a system module which receives the internal power supply voltage, and performs a predetermined operation; and a performance monitor circuit which measures a processing speed of said system module when the internal power supply voltage is applied, and, on the basis of the processing speed, outputs a first control signal which requests to set the external power supply voltage at a first level, and a second control signal which requests said power supply circuit to set the internal power supply voltage at a second level. The power supply circuit outputs the internal power supply voltage having the second level on the basis of the second control signal applied thereto.
    Type: Grant
    Filed: September 1, 2005
    Date of Patent: February 3, 2009
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Shinichiro Shiratake, Yukihito Oowaki, Hiroyuki Hara, Tetsuya Fujita, Fumitoshi Hatori, Masataka Matsui
  • Patent number: 7417489
    Abstract: A semiconductor integrated circuit comprising: a power controller which outputs a voltage select signal for selecting one of at least two types of voltages; a power supply voltage controller which generates and outputs a power supply voltage at an arbitrary voltage change rate on the basis of the voltage select signal; and a circuit portion which receives the power supply voltage and performs processing, wherein said circuit portion keeps operating while said power supply voltage controller is outputting the power supply voltage generated at the arbitrary voltage change rate.
    Type: Grant
    Filed: January 31, 2006
    Date of Patent: August 26, 2008
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Tetsuya Fujita, Fumitoshi Hatori, Mototsugu Hamada, Hiroyuki Hara, Shinichiro Shiratake
  • Patent number: 7236035
    Abstract: A first logic circuit has its supply voltage controlled. A second logic circuit operates in response to an external clock signal. An adjustment circuit includes a first delay circuit supplied with the external clock signal, and a detection circuit which detects a skew between timing of a first clock signal output from the first logic circuit and a second clock signal output from the second logic circuit section. The adjustment circuit adjusts the delay time of the first delay circuit according to the result of the detection by the detection circuit and applies an output signal of the first delay circuit to the first logic circuit as a third clock signal.
    Type: Grant
    Filed: November 18, 2004
    Date of Patent: June 26, 2007
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Shinichiro Shiratake, Yukihito Oowaki, Fumitoshi Hatori, Mototsugu Hamada, Hiroyuki Hara
  • Publication number: 20060271799
    Abstract: According to the present invention, there is provided a semiconductor device comprising: a power supply circuit which receives an external power supply voltage supplied, and outputs an internal power supply voltage not higher than the external power supply voltage; a system module which receives the internal power supply voltage, and performs a predetermined operation; and a performance monitor circuit which measures a processing speed of said system module when the internal power supply voltage is applied, and, on the basis of the processing speed, outputs a first control signal which requests to set the external power supply voltage at a first level, and a second control signal which requests said power supply circuit to set the internal power supply voltage at a second level, wherein said power supply circuit outputs the internal power supply voltage having the second level on the basis of the second control signal applied thereto.
    Type: Application
    Filed: September 1, 2005
    Publication date: November 30, 2006
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventors: Shinichiro Shiratake, Yukihito Oowaki, Hiroyuki Hara, Tetsuya Fujita, Fumitoshi Hatori, Masataka Matsui
  • Publication number: 20060198198
    Abstract: According to the present invention, there is provided a semiconductor integrated circuit comprising: a power controller which outputs a voltage select signal for selecting one of at least two types of voltages; a power supply voltage controller which generates and outputs a power supply voltage at an arbitrary voltage change rate on the basis of the voltage select signal; and a circuit portion which receives the power supply voltage and performs processing, wherein said circuit portion keeps operating while said power supply voltage controller is outputting the power supply voltage generated at the arbitrary voltage change rate.
    Type: Application
    Filed: January 31, 2006
    Publication date: September 7, 2006
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventors: Tetsuya Fujita, Fumitoshi Hatori, Mototsugu Hamada, Hiroyuki Hara, Shinichiro Shiratake
  • Publication number: 20060061401
    Abstract: A first logic circuit has its supply voltage controlled. A second logic circuit operates in response to an external clock signal. An adjustment circuit includes a first delay circuit supplied with the external clock signal, and a detection circuit which detects a skew between timing of a first clock signal output from the first logic circuit and a second clock signal output from the second logic circuit section. The adjustment circuit adjusts the delay time of the first delay circuit according to the result of the detection by the detection circuit and applies an output signal of the first delay circuit to the first logic circuit as a third clock signal.
    Type: Application
    Filed: November 18, 2004
    Publication date: March 23, 2006
    Inventors: Shinichiro Shiratake, Yukihito Oowaki, Fumitoshi Hatori, Mototsugu Hamada, Hiroyuki Hara
  • Patent number: 6546048
    Abstract: An object of the present invention to provide a pulse width modulation waveform generating circuit that it is possible to reduce circuit size and power consumption. A pulse width modulation waveform generating circuit comprises a ring oscillator having 64 pieces of inverters connected in series, inverters connected to output terminals of odd numbered stages of inverters in the ring oscillator, a multiplexer, a change detecting circuit, and an RS flip-flop. The multiplexer is supplied with output signals of even numbered stages of the inverters in the ring oscillator and output signal of the inverter. One of their signals is selected in accordance with logic of a digital signal. The RS flip-flop is set at time an edge detecting pulse is outputted from the change detecting circuit, and is reset at time an edge detecting pulse is outputted from the change detecting circuit.
    Type: Grant
    Filed: August 11, 1999
    Date of Patent: April 8, 2003
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Fuyuki Ichiba, Kojiro Suzuki, Fumitoshi Hatori
  • Patent number: 6252452
    Abstract: In a semiconductor device operating upon receiving two power supply potentials (VDD1, VDD2) (VDD1<VDD2), the two power supplies must be simultaneously turned on, or the power supply (VDD2) must be turned on earlier than the power supply (VDD1). A substrate bias circuit for generating a substrate bias voltage operates upon receiving the power supply potential (VDD2) but cannot generate a stable substrate bias voltage before a certain time elapses after turning on the power supply (VDD2). If the power supply (VDD1) is turned on during this period, latch-up may occur. To prevent this, before a predetermined period from the time of power-on elapses, including a period after the power supply (VDD2) is turned on until the power supply VDD1 is turned on, transistors (MN1, MN2, MP1, MP2) are operated under the control of a reset circuit (14) to connect an N-well (11) to the power supply voltage (VDD2) terminal and a P-well (12) to a ground voltage (VSS) terminal.
    Type: Grant
    Filed: August 24, 1999
    Date of Patent: June 26, 2001
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Fumitoshi Hatori, Tetsuya Fujita
  • Patent number: 5764588
    Abstract: A single-port memory or a multi-port memory with a higher density than conventional memory devices is realized, while using the same design rule, by decreasing the number of bit lines per column or port to decrease the space for wiring and the size of the entire memory. A memory circuit includes a memory cell array arranging a plurality of memory cells in a matrix, each memory cell having at least one read port; word lines each connected to memory cells aligned in a row among the memory cells of the memory cell array, and bit lines each connected to memory cells aligned in n rows (n.gtoreq.2) among the memory cells of the memory cell array. Current drivability of access transistors of memory cells sharing n bit lines are set to satisfy the relation of 1:2: . . . :2.sup.n-1. This results in decreasing the number of bit lines and the area of the memory.
    Type: Grant
    Filed: April 29, 1997
    Date of Patent: June 9, 1998
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Kazutaka Nogami, Fumitoshi Hatori
  • Patent number: 5550771
    Abstract: A programmable semiconductor integrated circuit constructed as a Field Programmable Gate Array (FPGA) comprises basic cells each comprised of; a first stable circuit having first and second nodes and operative to respectively output, in the steady state, power supply potential and ground potential from the first and second nodes; a second stable circuit having third and fourth nodes and operative to respectively output, in the steady state, ground potential and power supply potential from the third and fourth nodes; and a control circuit for selectively connecting any one of a node pair comprised of the first and second nodes of the first stable circuit and a node pair comprised of the third and fourth nodes of the second stable circuit, or the both node pairs to first and second bit lines.
    Type: Grant
    Filed: June 5, 1995
    Date of Patent: August 27, 1996
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Fumitoshi Hatori
  • Patent number: 5539331
    Abstract: A field programmable gate array comprises: a first wire group (8) composed of a plurality of first wires; a second wire group (7) composed of a plurality of second wires; switching sections (9) provided at least one intersection between the first and second wires of the first and second wire groups (8, 7), for determining connection and disconnection between both when programmed; and a basis cell (6B) having a first transmission gate (4) turned on in response to a high gate voltage and a second transmission gate (5) turned on in response to a low gate voltage, gates of the first and second transmission gates (4, 5) being connected to each other as a common gate or being connectable to each other as a common gate by the switching sections when programmed, input and output terminals and the common gates of the first and second transmission gates (4, 5) being connected to any of the first wires of the first wire group (8), respectively.
    Type: Grant
    Filed: May 4, 1994
    Date of Patent: July 23, 1996
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Fumitoshi Hatori, Kazutaka Nogami, Takayasu Sakurai, Makoto Ichida
  • Patent number: 5498978
    Abstract: A field programmable gate array comprises: a first wiring group composed of a plurality of first wirings (C1, C2, C3, . . . ); a second wiring group composed of a plurality of second wirings (R1, R2, R3, . . . ); a plurality of programmable elements (A11, A12, A13, . . . ) arranged into an array pattern at at least one of plural intersections between the first wirings and the second wirings, each of the programmable element being connected to each of the first wirings (C1, C2, C3, . . . ) at one end thereof and to each of the second wirings (R1, R2, R3, . . . ) at the other end thereof and being programmed by a programming voltage applied between the first wiring and second wiring to switch connection between the first and second wirings to disconnection between the two wirings or vice versa; and voltage supplying sections (CD1, RD1) for applying a programming voltage between the first and second wirings (C1, C2, C3, . . . ; R1, R2, R3, . . .
    Type: Grant
    Filed: May 4, 1994
    Date of Patent: March 12, 1996
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Makoto Takahashi, Fumitoshi Hatori, Kazutaka Nogami, Masanori Uchida
  • Patent number: 5459342
    Abstract: A field programmable gate array, comprises: a plurality of circuit blocks each having logic circuits; at least one spare circuit block having logic circuits; a set of interconnections including at least one interconnection for connecting at least one of the circuit blocks and the at least one spare circuit programmably; and at least one connecting element disposed on the interconnection of the set of interconnections which turns its status from a turned-on state to a turned-off state or vice versa when programmed. When any one of the circuit blocks is defective, since the defective circuit block can be replaced with the spare circuit block, it is possible to retain any desired functions of the logic circuits by programming the connecting means, thus improving the production yield of the field programmable gate array and thereby reducing the manufacturing cost thereof.
    Type: Grant
    Filed: November 2, 1993
    Date of Patent: October 17, 1995
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Kazutaka Nogami, Takayasu Sakurai, Fumitoshi Hatori