Patents by Inventor Fumiyuki Yamane
Fumiyuki Yamane has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130054071Abstract: According to one embodiment, a monitoring device includes a power supply circuit which powered by an assembled battery including secondary battery cells, and a monitoring IC powered by the supply circuit. The monitoring IC comprises a coulomb counter circuit configured to measure internal amperage consumption, an IC internal power supply circuit powered by the power supply circuit to generate a power supply voltage for use for an internal operation, and a calculation module configured to calculate a set value for a power supply voltage generated by the IC internal power supply circuit so as to determine a first amperage consumption target value to be a first amperage consumption measured value measured at the first time interval by the coulomb counter circuit.Type: ApplicationFiled: August 28, 2012Publication date: February 28, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Patent number: 8368353Abstract: According to one embodiment, the power supply management portion includes a timer configured to output an ON signal every time set by the control circuit, an OR circuit configured to receive supply of an output signal from the timer, an external signal supplied from outside, and a switch control signal output from the control circuit, and a switch circuit configured to switch output of the power source voltage from an external power source according to an output signal from the OR circuit, and the control circuit turns on a switch control signal after confirming which of the output signal from the timer or the external signal has turned on the switch circuit and turns off the switch control signal when both of the output signal from the timer and the signal supplied from outside are turned off.Type: GrantFiled: August 31, 2010Date of Patent: February 5, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Akiba, Mami Mizutani, Fumiyuki Yamane, Yuki Kuwano, Ryuichi Morikawa, Shuji Ono, Nobuo Shibuya, Kazuto Kuroda, Shinichiro Kosugi, Yasuhiro Miyamoto
-
Patent number: 8060850Abstract: A method for designing a semiconductor integrated circuit, includes: disposing a plurality of cells in a cell layout region on the basis of a net list indicating connection relations of the plurality of cells to satisfy a setup timing condition; generating a plurality of power regions dividing the cell layout region into plurality; calculating a consumption current of each of the power regions by using a cell power file indicating a consumption current of each of the cells; adjusting layout positions of the temporarily disposed cells with reference to the consumption current of each of the power regions in a range that the setup timing condition is not violated; and optimizing hold timing of the cells after the position adjustment of the cells.Type: GrantFiled: March 20, 2009Date of Patent: November 15, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Fumiyuki Yamane
-
Publication number: 20110050169Abstract: According to one embodiment, the power supply management portion includes a timer configured to output an ON signal every time set by the control circuit, an OR circuit configured to receive supply of an output signal from the timer, an external signal supplied from outside, and a switch control signal output from the control circuit, and a switch circuit configured to switch output of the power source voltage from an external power source according to an output signal from the OR circuit, and the control circuit turns on a switch control signal after confirming which of the output signal from the timer or the external signal has turned on the switch circuit and turns off the switch control signal when both of the output signal from the timer and the signal supplied from outside are turned off.Type: ApplicationFiled: August 31, 2010Publication date: March 3, 2011Inventors: Takashi AKIBA, Mami Mizutani, Fumiyuki Yamane, Yuki Kuwano, Ryuichi Morikawa, Shuji Ono, Nobuo Shibuya, Kazuto Kuroda, Shinichiro Kosugi, Yasuhiro Miyamoto
-
Patent number: 7821313Abstract: A DLL circuit includes an input circuit generating a synchronization reference signal, a first delay unit delaying the synchronization reference signal to generate a plurality of delayed synchronization reference signals and selecting one of the delayed synchronization reference signals, a timing offset circuit adjusting a synchronization position of the delayed synchronization reference signal to generate a signal to be synchronized, a phase comparison circuit comparing phase of the synchronization reference signal with that of the signal to be synchronized, a first control circuit selecting an output signal of the first delay unit, a second delay unit delaying the synchronization reference signal or the signal to be synchronized to generate a plurality of delayed signals, a configuration information memory storing configuration information, and a second control circuit selecting an output signal of the second delay unit if the comparison result of the phase comparison circuit is within a predetermined rangeType: GrantFiled: May 29, 2009Date of Patent: October 26, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Fumiyuki Yamane
-
Publication number: 20100269076Abstract: A test pattern generation apparatus includes an activation rate setting unit configured to set an activation rate of a cell, a test pattern generator configured to generate a test pattern based on the activation rate set by the activation rate setting unit, a supply voltage calculator configured to calculate a supply voltage of a semiconductor integrated circuit using the test pattern generated by the test pattern generator, and an output unit configured to output the test pattern generated by the test pattern generator when the supply voltage calculated by the supply voltage calculator fulfills the target supply voltage.Type: ApplicationFiled: January 29, 2010Publication date: October 21, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki Yamane
-
Patent number: 7768334Abstract: A semiconductor integrated circuit has a plurality of clock tree cells arranged in a tree structure on clock signal lines transmitting a clock signal, the plurality of clock tree cells forming a clock tree. The clock tree cells include first power supply lines connected to the clock tree cells, second power supply lines connected to logic circuits receiving a clock signal supplied from the clock tree, and a plurality of power supply pads connected to the first power supply lines and the second power supply lines.Type: GrantFiled: November 4, 2008Date of Patent: August 3, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Fumiyuki Yamane
-
Patent number: 7728640Abstract: A DLL circuit according to an embodiment of the present invention includes: a delay line configured to output a plurality of delayed signals of a reference signal, the delay line including, a plurality of first delay units connected in series with each other, each of the first delay units being configured to output a delayed signal of the reference signal, a blocking circuit inserted between the first delay units, the blocking circuit being capable of switching between passing and blocking an input delayed signal of the reference signal, and the delay time of the blocking circuit being integer times as large as each of the delay time of the first delay units, and one or more second delay units connected in parallel with the blocking circuit, the same signal as the delayed signal that is input in the blocking circuit being input in the second delay units, each of the second delay units being configured to output a delayed signal of the reference signal, and the delay time of each of the second delay units beinType: GrantFiled: May 1, 2008Date of Patent: June 1, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Fumiyuki Yamane
-
Publication number: 20100052750Abstract: A DLL circuit includes an input circuit generating a synchronization reference signal, a first delay unit delaying the synchronization reference signal to generate a plurality of delayed synchronization reference signals and selecting one of the delayed synchronization reference signals, a timing offset circuit adjusting a synchronization position of the delayed synchronization reference signal to generate a signal to be synchronized, a phase comparison circuit comparing phase of the synchronization reference signal with that of the signal to be synchronized, a first control circuit selecting an output signal of the first delay unit, a second delay unit delaying the synchronization reference signal or the signal to be synchronized to generate a plurality of delayed signals, a configuration information memory storing configuration information, and a second control circuit selecting an output signal of the second delay unit if the comparison result of the phase comparison circuit is within a predetermined rangeType: ApplicationFiled: May 29, 2009Publication date: March 4, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Patent number: 7626432Abstract: A DLL circuit has an input circuit configured to generate a synchronization reference signal on the basis of an input signal, a first delay unit configured to delay the synchronization reference signal, a timing offset circuit configured to adjust a synchronization position of the synchronization reference signal delayed by the first delay unit to generate a signal to be synchronized, a phase comparison circuit configured to compare phase of the synchronization reference signal with that of the signal to be synchronized, a first control circuit configured to select an output signal of the first delay unit on the basis of a comparison result of the phase comparison circuit, a second delay unit configured to delay the synchronization reference signal or the signal to be synchronized and a second control circuit configured to select an output signal of the second delay unit in the case where the comparison result of the phase comparison circuit is within a predetermined range.Type: GrantFiled: March 24, 2008Date of Patent: December 1, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Fumiyuki Yamane
-
Publication number: 20090265676Abstract: A method for designing a semiconductor integrated circuit, includes: disposing a plurality of cells in a cell layout region on the basis of a net list indicating connection relations of the plurality of cells to satisfy a setup timing condition; generating a plurality of power regions dividing the cell layout region into plurality; calculating a consumption current of each of the power regions by using a cell power file indicating a consumption current of each of the cells; adjusting layout positions of the temporarily disposed cells with reference to the consumption current of each of the power regions in a range that the setup timing condition is not violated; and optimizing hold timing of the cells after the position adjustment of the cells.Type: ApplicationFiled: March 20, 2009Publication date: October 22, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Publication number: 20090140788Abstract: A semiconductor integrated circuit has a plurality of clock tree cells arranged in a tree structure on clock signal lines transmitting a clock signal, the plurality of clock tree cells forming a clock tree. The clock tree cells include first power supply lines connected to the clock tree cells, second power supply lines connected to logic circuits receiving a clock signal supplied from the clock tree, and a plurality of power supply pads connected to the first power supply lines and the second power supply lines.Type: ApplicationFiled: November 4, 2008Publication date: June 4, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Publication number: 20080309387Abstract: A DLL circuit according to an embodiment of the present invention includes: a delay line configured to output a plurality of delayed signals of a reference signal, the delay line including, a plurality of first delay units connected in series with each other, each of the first delay units being configured to output a delayed signal of the reference signal, a blocking circuit inserted between the first delay units, the blocking circuit being capable of switching between passing and blocking an input delayed signal of the reference signal, and the delay time of the blocking circuit being integer times as large as each of the delay time of the first delay units, and one or more second delay units connected in parallel with the blocking circuit, the same signal as the delayed signal that is input in the blocking circuit being input in the second delay units, each of the second delay units being configured to output a delayed signal of the reference signal, and the delay time of each of the second delay units beinType: ApplicationFiled: May 1, 2008Publication date: December 18, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Publication number: 20080252343Abstract: A DLL circuit has an input circuit configured to generate a synchronization reference signal on the basis of an input signal, a first delay unit configured to delay the synchronization reference signal, a timing offset circuit configured to adjust a synchronization position of the synchronization reference signal delayed by the first delay unit to generate a signal to be synchronized, a phase comparison circuit configured to compare phase of the synchronization reference signal with that of the signal to be synchronized, a first control circuit configured to select an output signal of the first delay unit on the basis of a comparison result of the phase comparison circuit, a second delay unit configured to delay the synchronization reference signal or the signal to be synchronized and a second control circuit configured to select an output signal of the second delay unit in the case where the comparison result of the phase comparison circuit is within a predetermined range.Type: ApplicationFiled: March 24, 2008Publication date: October 16, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Patent number: 6011713Abstract: A semiconductor memory includes a memory cell including inverters (IN1, IN2), control transistors (T3, T4) that control the potential of a ground side terminal (N3) connected to the memory cell, and transfer transistors T1 and T2 that control transfer of data from bit lines (BL, /BL) to the memory cell. In writing data, the control transistors raise the potential of the ground side terminal (N3) to be higher than the ground potential by a predetermined potential. After the transfer transistors transfer data having a potential difference smaller than a potential difference between the power supply potential and the ground potential from the bit lines (BL, /BL) to the memory cell, and cause the memory cell to hold the data, the potential of the ground side terminal (N3) is decreased to the ground potential to write data.Type: GrantFiled: December 22, 1997Date of Patent: January 4, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Fumiyuki Yamane, Tadahiro Kuroda, Toshinari Takayanagi, Masataka Matsui, Yasuo Unekawa, Tetsu Nagamatsu