Patents by Inventor Gabor Reizik
Gabor Reizik has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10797585Abstract: A controller controls Pulse Width Modulation (PWM) signals of one or more phases. The controller includes a phase sequencer to select a phase, a common ramp generator generating a common ramp signal, a phase activation circuit to turn on the PWM signal of the selected phase based on the common ramp signal, and for each phase a Current Sense plus Ramp (CSR) signal generator to generate a phase CSR signal according to a current of the phase and a phase deactivation circuit to turn off the PWM signal of the phase based on the phase CSR signal. A method of controlling PWM phases comprises selecting a phase, generating a common ramp signal, turning on the PWM signal of the selected phase based on the common ramp signal, generating CSR signals according to currents of the phases, and turning off the PWM signals based on the respective CSR signals.Type: GrantFiled: February 14, 2019Date of Patent: October 6, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Gabor Reizik
-
Patent number: 10447160Abstract: A circuit generates an output voltage from an input voltage and includes a Pulse Width Modulation (PWM) controller. The PWM controller initiates a PWM pulse according to a first comparison that uses a Current Sense and Ramp (CSR) signal and an error signal. The PWM controller ends the PWM pulse according to a second comparison that uses the CSR signal and a threshold signal. The CSR signal is generated using a current sense signal and a ramp signal according to the input voltage. The error signal is generated from the output voltage and a reference voltage. In an embodiment, the circuit is one of a plurality of substantially identical modules, wherein one module is a master module. The master module generates an error signal used by each module. A clock input of each module is respectively connected to a clock output of another module to sequentially activate each of the modules.Type: GrantFiled: March 30, 2018Date of Patent: October 15, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Gabor Reizik, Christopher Bartholomeusz
-
Publication number: 20190181746Abstract: A controller controls Pulse Width Modulation (PWM) signals of one or more phases. The controller includes a phase sequencer to select a phase, a common ramp generator generating a common ramp signal, a phase activation circuit to turn on the PWM signal of the selected phase based on the common ramp signal, and for each phase a Current Sense plus Ramp (CSR) signal generator to generate a phase CSR signal according to a current of the phase and a phase deactivation circuit to turn off the PWM signal of the phase based on the phase CSR signal. A method of controlling PWM phases comprises selecting a phase, generating a common ramp signal, turning on the PWM signal of the selected phase based on the common ramp signal, generating CSR signals according to currents of the phases, and turning off the PWM signals based on the respective CSR signals.Type: ApplicationFiled: February 14, 2019Publication date: June 13, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang CHEN, Gabor REIZIK
-
Patent number: 10250122Abstract: A controller controls Pulse Width Modulation (PWM) signals of one or more phases. The controller includes a phase sequencer to select a phase, a common ramp generator generating a common ramp signal, a phase activation circuit to turn on the PWM signal of the selected phase based on the common ramp signal, and for each phase a Current Sense plus Ramp (CSR) signal generator to generate a phase CSR signal according to a current of the phase and a phase deactivation circuit to turn off the PWM signal of the phase based on the phase CSR signal. A method of controlling PWM phases comprises selecting a phase, generating a common ramp signal, turning on the PWM signal of the selected phase based on the common ramp signal, generating CSR signals according to currents of the phases, and turning off the PWM signals based on the respective CSR signals.Type: GrantFiled: January 5, 2017Date of Patent: April 2, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Gabor Reizik
-
Publication number: 20180337599Abstract: A circuit generates an output voltage from an input voltage and includes a Pulse Width Modulation (PWM) controller. The PWM controller initiates a PWM pulse according to a first comparison that uses a Current Sense and Ramp (CSR) signal and an error signal. The PWM controller ends the PWM pulse according to a second comparison that uses the CSR signal and a threshold signal. The CSR signal is generated using a current sense signal and a ramp signal according to the input voltage. The error signal is generated from the output voltage and a reference voltage. In an embodiment, the circuit is one of a plurality of substantially identical modules, wherein one module is a master module. The master module generates an error signal used by each module. A clock input of each module is respectively connected to a clock output of another module to sequentially activate each of the modules.Type: ApplicationFiled: March 30, 2018Publication date: November 22, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang CHEN, Gabor REIZIK, Christopher BARTHOLOMEUSZ
-
Patent number: 10090663Abstract: A voltage regulator includes a control circuit, a switch circuit, a first over-current protection circuit, and a second over-current protection circuit. The control circuit generates a pulse-width modulation (PWM) signal having a duty cycle proportional to an output voltage of the voltage regulator. The first over-current protection circuit blocks the PWM signal when an over-current condition exists during an off time of the PWM signal until a low-side switch current-sense level in the switch circuit drops below a set current limit level, while the second over-current protection circuit turns off the PWM signal when an over-current condition occurs during an on time of the PWM signal when a ramp adjusted voltage level added to the low-side switch current-sense level exceeds a summed level of the set current limit level and a set threshold.Type: GrantFiled: May 18, 2016Date of Patent: October 2, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Gabor Reizik
-
Publication number: 20180191333Abstract: A controller controls Pulse Width Modulation (PWM) signals of one or more phases. The controller includes a phase sequencer to select a phase, a common ramp generator generating a common ramp signal, a phase activation circuit to turn on the PWM signal of the selected phase based on the common ramp signal, and for each phase a Current Sense plus Ramp (CSR) signal generator to generate a phase CSR signal according to a current of the phase and a phase deactivation circuit to turn off the PWM signal of the phase based on the phase CSR signal. A method of controlling PWM phases comprises selecting a phase, generating a common ramp signal, turning on the PWM signal of the selected phase based on the common ramp signal, generating CSR signals according to currents of the phases, and turning off the PWM signals based on the respective CSR signals.Type: ApplicationFiled: January 5, 2017Publication date: July 5, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang CHEN, Gabor REIZIK
-
Publication number: 20170201086Abstract: A voltage regulator includes a control circuit, a switch circuit, a first over-current protection circuit, and a second over-current protection circuit. The control circuit generates a pulse-width modulation (PWM) signal having a duty cycle proportional to an output voltage of the voltage regulator. The first over-current protection circuit blocks the PWM signal when an over-current condition exists during an off time of the PWM signal until a low-side switch current-sense level in the switch circuit drops below a set current limit level, while the second over-current protection circuit turns off the PWM signal when an over-current condition occurs during an on time of the PWM signal when a ramp adjusted voltage level added to the low-side switch current-sense level exceeds a summed level of the set current limit level and a set threshold.Type: ApplicationFiled: May 18, 2016Publication date: July 13, 2017Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang CHEN, Gabor REIZIK
-
Patent number: 9213344Abstract: In one embodiment, a method of forming a ripple suppressor circuit includes a configuring the ripple suppressor circuit to receive a first signal that is representative of a requested voltage and a second signal that is a filtered value of the first signal. The method also includes configuring the ripple suppressor circuit to determine a peak value of the second signal responsively to the first signal and to determine a minimum value of the second signal responsively to the first signal. The method may also include configuring the ripple suppressor circuit to form an average value of the peak value and the minimum value.Type: GrantFiled: July 9, 2013Date of Patent: December 15, 2015Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Chunbo Liu, Gabor Reizik
-
Patent number: 9007048Abstract: In one embodiment, a method of forming a multi-channel power supply controller includes forming a plurality of channels configured to regulate an output voltage between first and second values, configuring the controller to select a channel that has a lowest current value and initiate forming a drive signal for that channel responsively to the output voltage having a value that is less than the first value, configuring a reset circuit for each channel to terminate the respective drive signal responsively to at least the output voltage having a value greater than the first value.Type: GrantFiled: August 2, 2013Date of Patent: April 14, 2015Assignee: Semiconductor Components Industries, LLCInventors: Gang Chen, Gabor Reizik, Paul J. Harriman, Kisun Lee
-
Publication number: 20140049232Abstract: In one embodiment, a method of forming a ripple suppressor circuit includes a configuring the ripple suppressor circuit to receive a first signal that is representative of a requested voltage and a second signal that is a filtered value of the first signal. The method also includes configuring the ripple suppressor circuit to determine a peak value of the second signal responsively to the first signal and to determine a minimum value of the second signal responsively to the first signal. The method may also include configuring the ripple suppressor circuit to form an average value of the peak value and the minimum value.Type: ApplicationFiled: July 9, 2013Publication date: February 20, 2014Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Chunbo Liu, Gabor Reizik
-
Publication number: 20140049240Abstract: In one embodiment, a method of forming a multi-channel power supply controller includes forming a plurality of channels configured to regulate an output voltage between first and second values, configuring the controller to select a channel that has a lowest current value and initiate forming a drive signal for that channel responsively to the output voltage having a value that is less than the first value, configuring a reset circuit for each channel to terminate the respective drive signal responsively to at least the output voltage having a value greater than the first value.Type: ApplicationFiled: August 2, 2013Publication date: February 20, 2014Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gang Chen, Gabor Reizik, Paul J. Harriman, KISUN LEE
-
Publication number: 20060263031Abstract: A power supply monitoring system generates a monitor signal having information on more than one aspect of the power supply output. In one example embodiment, the monitor signal may be implemented as a square wave in which the duty cycle is proportional to output current, the peak amplitude is proportional to output voltage, and the average value is equal to output power.Type: ApplicationFiled: March 1, 2006Publication date: November 23, 2006Inventors: Tod Schiff, Rodney Goldhammer, Gabor Reizik
-
Patent number: 6961396Abstract: A digital blanking circuit allows a first digital input signal transition to be passed on to a following stage, but prohibits the passing of subsequent transitions for a predetermined blanking interval. One embodiment of the present invention employs rising edge and falling edge latches, the inputs of which receive the digital input signal and the outputs of which are connected to a two-to-one multiplexer. The mux output is connected to a blanking interval circuit, which is triggered to begin timing a blanking interval by a multiplexer output transition. The blanking interval circuit provides outputs which control the latches and selects the latch output to be transferred to the multiplexer output such that the multiplexer output is prevented from transitioning during a blanking interval.Type: GrantFiled: January 26, 2001Date of Patent: November 1, 2005Assignee: Analog Devices, Inc.Inventors: Jonathan M. Audy, Gabor Reizik, Richard Redl, Brian P. Erisman
-
Patent number: 6958594Abstract: A switched noise filter circuit for DC-DC converters which use the instantaneous output voltage to establish the converter's duty ratio. The converter cycles the switching element on and off for time intervals Ton and Toff, respectively. A switching control circuit includes a filter capacitance connected between the feedback node and ground, and a comparator which compares a feedback voltage Vfb with a fixed voltage Vref; at least one of Ton and Toff is a “modulated” interval which is terminated when Vfb crosses Vref due to the discharge of the filter capacitance. A switched noise filter circuit applies an offset voltage to Vfb during at least one of Ton, and Toff, with the offset voltage disconnected from Vfb by the beginning of the modulated interval or shortly thereafter. When the offset voltage is properly applied, the effect of extraneous electromagnetic noise coupled into Vfb is reduced.Type: GrantFiled: January 21, 2004Date of Patent: October 25, 2005Assignee: Analog Devices, Inc.Inventors: Richard Redl, Yuxin Li, Gabor Reizik
-
Publication number: 20050156582Abstract: A switched noise filter circuit for DC-DC converters which use the instantaneous output voltage to establish the converter's duty ratio. The converter cycles the switching element on and off for time intervals Ton and Toff, respectively. A switching control circuit includes a filter capacitance connected between the feedback node and ground, and a comparator which compares a feedback voltage Vfb with a fixed voltage Vref; at least one of Ton and Toff is a “modulated” interval which is terminated when Vfb crosses Vref due to the discharge of the filter capacitance. A switched noise filter circuit applies an offset voltage to Vfb during at least one of Ton and Toff, with the offset voltage disconnected from Vfb by the beginning of the modulated interval or shortly thereafter. When the offset voltage is properly applied, the effect of extraneous electromagnetic noise coupled into Vfb is reduced.Type: ApplicationFiled: January 21, 2004Publication date: July 21, 2005Inventors: Richard Redl, Yuxin Li, Gabor Reizik
-
Publication number: 20020101945Abstract: A digital blanking circuit allows a first digital input signal transition to be passed on to a following stage, but prohibits the passing of subsequent transitions for a predetermined blanking interval. One embodiment of the present invention employs rising edge and falling edge latches, the inputs of which receive the digital input signal and the outputs of which are connected to a two-to-one multiplexer. The mux output is connected to a blanking interval circuit, which is triggered to begin timing a blanking interval by a multiplexer output transition. The blanking interval circuit provides outputs which control the latches and selects the latch output to be transferred to the multiplexer output such that the multiplexer output is prevented from transitioning during a blanking interval.Type: ApplicationFiled: January 26, 2001Publication date: August 1, 2002Applicant: ANALOG DEVICES, INC.Inventors: Jonathan M. Audy, Richard Redl, Gabor Reizik, Brian P. Erisman
-
Patent number: 6229292Abstract: A method and circuit enable a voltage regulator to employ the smallest possible output capacitor that allows the regulator's output voltage to be maintained within specified boundaries for large bidirectional step changes in load current. This is achieved with a technique referred to as “optimal voltage positioning”, which keeps the output voltage within the specified boundaries while employing an output capacitor which has a combination of the largest possible equivalent series resistance (ESR) and lowest possible capacitance that ensures that the peak voltage deviation for a step change in load current is no greater than the maximum allowed. The invention can be used with regulators subject to design requirements that specify a minimum time Tmin between load transients, and with those for which no Tmin is specified.Type: GrantFiled: April 25, 2000Date of Patent: May 8, 2001Assignee: Analog Devices, Inc.Inventors: Richard Redl, Brian P. Erisman, Jonathan M. Audy, Gabor Reizik
-
Patent number: 6064187Abstract: A method and circuit enable a voltage regulator to employ the smallest possible output capacitor that allows the regulator's output voltage to be maintained within specified boundaries for large bidirectional step changes in load current. This is achieved by employing an output capacitor which has a combination of the largest possible equivalent series resistance (ESR) and lowest possible capacitance that ensures that the peak voltage deviation for a step change in load current is no greater than the maximum allowed, and by compensating the regulator to ensure a response that is flat after the occurrence of the peak deviation. The invention is applicable to both switching and linear voltage regulators.Type: GrantFiled: February 12, 1999Date of Patent: May 16, 2000Assignee: Analog Devices, Inc.Inventors: Richard Redl, Brian P. Erisman, Jonathan M. Audy, Gabor Reizik