Patents by Inventor Gabriel Vogel
Gabriel Vogel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11537544Abstract: Isochronous channels may be used for transporting non-isochronous data between components in an electronic device, such as when non-isochronous data is aggregated from multiple non-isochronous data streams to achieve a high peak-to-average bandwidth. The aggregated non-isochronous data sources may include data streams from general-purpose communications interfaces for interconnecting components or sub-systems of components within an electronic device. For example, I2C networks for control and programming of components may be connected to other I2C networks through an isochronous channel, such as a differential pair of Soundwire SWI3S wires.Type: GrantFiled: September 8, 2020Date of Patent: December 27, 2022Assignee: Cirrus Logic, Inc.Inventors: Bradley A. Lambert, Gabriel Vogel, Yuchao Chen
-
Patent number: 11489606Abstract: Calibration of devices communicating on a shared data bus may improve data integrity on the shared data bus by reducing duty cycle distortion. Duty cycle distortion may be reduced by adjusting timing of a transceiver in a device for communicating on the shared data bus using calibration codes. The calibration codes may be loaded into memory and used to reconfigure the transceiver timing on the shared data bus with reconfiguration occurring within one or more unit-intervals of time. The calibration code may be used, for example, to adjust a PMOS or NMOS trim circuit at the transceiver.Type: GrantFiled: January 15, 2021Date of Patent: November 1, 2022Assignee: Cirrus Logic, Inc.Inventors: Anthony Louviere, John L. Melanson, Gabriel Vogel
-
Publication number: 20220231775Abstract: Calibration of devices communicating on a shared data bus may improve data integrity on the shared data bus by reducing duty cycle distortion. Duty cycle distortion may be reduced by adjusting timing of a transceiver in a device for communicating on the shared data bus using calibration codes. The calibration codes may be loaded into memory and used to reconfigure the transceiver timing on the shared data bus with reconfiguration occurring within one or more unit-intervals of time. The calibration code may be used, for example, to adjust a PMOS or NMOS trim circuit at the transceiver.Type: ApplicationFiled: January 15, 2021Publication date: July 21, 2022Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Anthony Louviere, John L. Melanson, Gabriel Vogel
-
Publication number: 20210073165Abstract: Isochronous channels may be used for transporting non-isochronous data between components in an electronic device, such as when non-isochronous data is aggregated from multiple non-isochronous data streams to achieve a high peak-to-average bandwidth. The aggregated non-isochronous data sources may include data streams from general-purpose communications interfaces for interconnecting components or sub-systems of components within an electronic device. For example, I2C networks for control and programming of components may be connected to other I2C networks through an isochronous channel, such as a differential pair of Soundwire SWI3S wires.Type: ApplicationFiled: September 8, 2020Publication date: March 11, 2021Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Bradley A. Lambert NLH2, Gabriel Vogel
-
Patent number: 10810990Abstract: An active noise cancellation (ANC) system including a selectable decimation rate decimator that receives an oversampled digital input and has an input that selects the decimation rate, a filter that receives an output of the decimator, and a selectable interpolation rate interpolator that receives an output of the filter and has an input that selects the interpolation rate. The selectable decimation rate decimator and the selectable interpolation rate interpolator operate to provide a selectable sample rate for the filter based on the selected decimation and interpolation rates. The filter may be an anti-noise filter, feedback filter, and/or a filter that models an acoustic transfer function of the ANC system. Rate selection may be static, or dynamically controlled based on battery or ambient noise level. A ratio of the decimation rate and the interpolation rate is fixed independent of the dynamically controlled decimation and interpolation rates.Type: GrantFiled: January 30, 2019Date of Patent: October 20, 2020Assignee: Cirrus Logic, Inc.Inventors: Gabriel Vogel, Jeffrey Alderson, Ryan A. Hellman, Nitin Kwatra
-
Publication number: 20190237058Abstract: An active noise cancellation (ANC) system including a selectable decimation rate decimator that receives an oversampled digital input and has an input that selects the decimation rate, a filter that receives an output of the decimator, and a selectable interpolation rate interpolator that receives an output of the filter and has an input that selects the interpolation rate. The selectable decimation rate decimator and the selectable interpolation rate interpolator operate to provide a selectable sample rate for the filter based on the selected decimation and interpolation rates. The filter may be an anti-noise filter, feedback filter, and/or a filter that models an acoustic transfer function of the ANC system. Rate selection may be static, or dynamically controlled based on battery or ambient noise level. A ratio of the decimation rate and the interpolation rate is fixed independent of the dynamically controlled decimation and interpolation rates.Type: ApplicationFiled: January 30, 2019Publication date: August 1, 2019Inventors: GABRIEL VOGEL, JEFFREY ALDERSON, RYAN A. HELLMAN, NITIN KWATRA
-
Patent number: 8959382Abstract: A method of communicating in an electronic system or apparatus is disclosed. The method includes using a processor to communicate with a peripheral. The method further includes using the peripheral to request a clock signal. The method also includes selectively control communication of the clock signal to the peripheral in response to the request.Type: GrantFiled: December 30, 2011Date of Patent: February 17, 2015Assignee: Silicon Laboratories Inc.Inventor: Gabriel Vogel
-
Publication number: 20130173951Abstract: A method of communicating in an electronic system or apparatus is disclosed. The method includes using a processor to communicate with a peripheral. The method further includes using the peripheral to request a clock signal. The method also includes selectively control communication of the clock signal to the peripheral in response to the request.Type: ApplicationFiled: December 30, 2011Publication date: July 4, 2013Inventor: Gabriel Vogel
-
Publication number: 20120054379Abstract: An integrated control circuit is disclosed including a central processing unit operating in a normal full system power mode and in a reduced system low power mode, and a memory. A plurality of peripheral units are provided, at least one of which includes an input/output for interfacing with at least an external system for receiving information therefrom and a process block. The process block processes the received information from the external system and during the processing of the received information, data is stored in the at least one peripheral unit, and data is transferred at least to or at least from the memory. The input/output and process blocks are fully operable in the full system power mode and the reduced system power mode. A direct memory access (DMA) transfers data directly between the at least one peripheral and the memory when such data transfer is required by the peripheral.Type: ApplicationFiled: August 30, 2010Publication date: March 1, 2012Inventors: Kafai Leung, Brent Wilson, Yonghong Tao, Shan Wang, Shantonu Bhadury, Suby Pellissery, Raghavendra Pai Kateel, David Welland, David Andreas, Gabriel Vogel
-
Patent number: 7908500Abstract: A microcontroller includes a processing unit having a processing unit having normal power mode of operation and a low power mode of operation. The processing unit further having digital circuitry connected to the processing unit having a plurality of logic circuits associated therewith for processing digital values. A plurality of retention flip-flops are associated with the digital circuitry for storing a logical state of at least one or more of the logic circuits within the digital circuitry when the processing unit enters the low power mode of operation. The plurality of retention flip flops include a first type of transistors for operating in both the low and high power modes of operation and a second type of transistors for operation only in the normal mode of operation and wherein substantially the remainder of the digital circuitry in the processing unit comprises the second type of transistors.Type: GrantFiled: October 1, 2007Date of Patent: March 15, 2011Assignee: Silicon Laboratories Inc.Inventors: Alan L. Westwick, Donelson A. Shannon, Dazhi Wei, Xiaoling Guo, Gabriel Vogel
-
Patent number: 7536533Abstract: A method is disclosed for generating a sequential pattern of motor control instructions under control of a microcontroller for the purpose of controlling a motor. A pattern of motor control instructions is stored in a memory. A timing circuit is operable to generate a periodic output sync signal. The microcontroller is operable to initiate a sequential Read operation of the memory so as to cause sequential reading and output of motor control instructions from the memory in a predetermined order. Each of the read motor control instructions is then stored in a pre-load buffer after output from the memory. The contents of the pre-load buffer is then transferred to an output buffer in synchronization with the output sync signal, wherein the output of motor control instructions from the memory is not required to be periodic.Type: GrantFiled: September 30, 2005Date of Patent: May 19, 2009Assignee: Silicon Laboratories Inc.Inventors: Kafai Leung, Des Peter Howlett, Gabriel Vogel
-
Publication number: 20090089599Abstract: A microcontroller includes a processing unit having a processing unit having normal power mode of operation and a low power mode of operation. The processing unit further having digital circuitry connected to the processing unit having a plurality of logic circuits associated therewith for processing digital values. A plurality of retention flip-flops are associated with the digital circuitry for storing a logical state of at least one or more of the logic circuits within the digital circuitry when the processing unit enters the low power mode of operation. The plurality of retention flip flops include a first type of transistors for operating in both the low and high power modes of operation and a second type of transistors for operation only in the normal mode of operation and wherein substantially the remainder of the digital circuitry in the processing unit comprises the second type of transistors.Type: ApplicationFiled: October 1, 2007Publication date: April 2, 2009Applicant: SILICON LABORATORIES INC.Inventors: ALAN L. WESTWICK, DONELSON A. SHANNON, DAZHI WEI, XIAOLING GUO, GABRIEL VOGEL
-
Publication number: 20070198101Abstract: A method is disclosed for generating a sequential pattern of motor control instructions under control of a microcontroller for the purpose of controlling a motor. A pattern of motor control instructions is stored in a memory. A timing circuit is operable to generate a periodic output sync signal. The microcontroller is operable to initiate a sequential Read operation of the memory so as to cause sequential reading and output of motor control instructions from the memory in a predetermined order. Each of the read motor control instructions is then stored in a pre-load buffer after output from the memory. The contents of the pre-load buffer is then transferred to an output buffer in synchronization with the output sync signal, wherein the output of motor control instructions from the memory is not required to be periodic.Type: ApplicationFiled: September 30, 2005Publication date: August 23, 2007Inventors: Kafai Leung, Des Howlett, Gabriel Vogel
-
Patent number: 7142140Abstract: A system for monitoring interrupts to a processor includes a multiplexer having a plurality of inputs connected to receive various analog inputs. The multiplexer further has an output which is programmably connected to one of the plurality of inputs responsive to a control signal. An analog to digital converter is connected to the output of the multiplexer for converting an analog signal at the output to a digital signal. An auto-scan block generates the control signal provided to the multiplexer. The control signal selects ones of the plurality of inputs of the multiplexer for connection to the output in a programmably defined order.Type: GrantFiled: June 29, 2005Date of Patent: November 28, 2006Assignee: Silicon Laboratories Inc.Inventors: Alvin C. Storvik, Gabriel Vogel, Donald E. Alfano
-
Publication number: 20060022860Abstract: A system for monitoring interrupts to a processor includes a multiplexer having a plurality of inputs connected to receive various analog inputs. The multiplexer further has an output which is programmably connected to one of the plurality of inputs responsive to a control signal. An analog to digital converter is connected to the output of the multiplexer for converting an analog signal at the output to a digital signal. An auto-scan block generates the control signal provided to the multiplexer. The control signal selects ones of the plurality of inputs of the multiplexer for connection to the output in a programmably defined order.Type: ApplicationFiled: June 29, 2005Publication date: February 2, 2006Inventors: Alvin Storvik, Gabriel Vogel, Donald Alfano