Patents by Inventor Gabriele Manganaro
Gabriele Manganaro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230299784Abstract: Described herein are techniques for mitigating bandwidth mismatch in time-interleaved (TI) analog-to-digital converters (ADC). The techniques described herein involve spreading the energy associated with spurious tones resulting from bandwidth mismatch across the frequency spectrum, thereby reducing the overall impact of each individual tone. In some embodiments, for example, the tones may disappear under the noise floor. Spreading the energy associated with the spurious tones can be achieved by increasing the periodicity of the phase oscillation. This, in turn, can be achieved by introducing, in the phase oscillation, artificial phase shifts in addition to the phase shifts arising due to bandwidth mismatch. In one example, increasing the periodicity of a phase oscillation from 4 phase samples to 8 phase samples can result in a reduction in the power of a tone as high as 7 dB.Type: ApplicationFiled: November 7, 2022Publication date: September 21, 2023Applicant: Media Tek Inc.Inventor: Gabriele Manganaro
-
Publication number: 20230069891Abstract: Front-end circuitry is difficult to design for high sample rate, wide bandwidth receivers with high performance requirements on noise and linearity. One exemplary front-end circuitry is integrated on-chip with the RF ADC in a receiver, and the circuitry implements ESD protection, attenuation, and gain. The circuitry includes a multi-tap filter with LC circuits, and the filter implements a highly linear filter. Advantageously, the capacitors in the LC circuits are also used for ESD protection. Additionally, tunable attenuator cells are implemented across the multi-tap filter to provide a wide range of variable attenuation. The circuitry can further include a fixed or variable gain stage at the output. The resulting circuitry offers variable gain and attenuation while meeting bandwidth, noise, and linearity requirements.Type: ApplicationFiled: September 6, 2022Publication date: March 9, 2023Applicant: Analog Devices International Unlimited CompanyInventors: Athanasios RAMKAJ, Gabriele MANGANARO, Filip TAVERNIER, Siddharth DEVARAJAN
-
Patent number: 11437963Abstract: High-performance radio frequency analog-to-digital converters (RF ADCs) demand high bandwidth, high linearity, and low noise input amplifiers. A Class-AB amplifier, including common-gate transistor devices and common-source transistor devices operating in parallel, offers high bandwidth and high linearity, while offering lower power operation when compared to Class-A amplifiers. The Class-AB amplifier can be followed by a Class-AB unity gain buffer comprising common-source transistor devices to provide additional isolation for the RF ADC from the circuitry preceding the Class-AB amplifier.Type: GrantFiled: September 24, 2020Date of Patent: September 6, 2022Assignee: Analog Devices International Unlimited CompanyInventors: Gabriele Manganaro, Athanasios Ramkaj, Filip Tavernier
-
Publication number: 20220224347Abstract: Uniformly-sampled, residue-generating analog-to-digital converters (ADCs), such as uniformly-sampled continuous-time pipelined ADCs, suffer from over-ranging of the residue signal, which can lead to severe signal distortion. Conventionally, power consuming techniques and oversampling are used to address the over-ranging problem. To reduce the range of the residue signal and reduce other impairments, an event-driven sub-quantizer (sub-ADC) and a sub-digital-to-analog converter (sub-DAC) can be implemented in at least one of the stages of the residue-generating ADC, to generate a continuous-time residue signal.Type: ApplicationFiled: January 8, 2022Publication date: July 14, 2022Applicants: Analog Devices, Inc., Massachusetts Institute of TechnologyInventors: Gabriele MANGANARO, Rishabh MITTAL, Hae-Seung LEE
-
Publication number: 20220094317Abstract: High-performance radio frequency analog-to-digital converters (RF ADCs) demand high bandwidth, high linearity, and low noise input amplifiers. A Class-AB amplifier, including common-gate transistor devices and common-source transistor devices operating in parallel, offers high bandwidth and high linearity, while offering lower power operation when compared to Class-A amplifiers. The Class-AB amplifier can be followed by a Class-AB unity gain buffer comprising common-source transistor devices to provide additional isolation for the RF ADC from the circuitry preceding the Class-AB amplifier.Type: ApplicationFiled: September 24, 2020Publication date: March 24, 2022Applicant: Analog Devices International Unlimited CompanyInventors: Gabriele MANGANARO, Athanasios RAMKAJ, Filip TAVERNIER
-
Patent number: 10848169Abstract: Non-idealities of input circuitry of a receiver signal chain can significantly degrade the overall performance of the receiver signal chain. To meet high performance requirements, the input circuitry is typically implemented with power hungry circuitry in a different semiconductor technology from the analog-to-digital converter that the input circuitry is driving. With suitable optimization techniques, performance requirements on the input circuitry can be reduced while meeting target performance of the receiver signal chain. Specifically, optimization techniques can compensate for input frequency-dependent properties and/or amplitude-dependent properties of the input circuitry. In some cases, reducing performance requirements on the input circuitry means that the input circuitry can be implemented in the same semiconductor technology as the analog-to-digital converter.Type: GrantFiled: March 20, 2019Date of Patent: November 24, 2020Assignee: ANALOG DEVICES, INC.Inventors: Gabriele Manganaro, Nevena Rakuljic
-
Publication number: 20200304135Abstract: Non-idealities of input circuitry of a receiver signal chain can significantly degrade the overall performance of the receiver signal chain. To meet high performance requirements, the input circuitry is typically implemented with power hungry circuitry in a different semiconductor technology from the analog-to-digital converter that the input circuitry is driving. With suitable optimization techniques, performance requirements on the input circuitry can be reduced while meeting target performance of the receiver signal chain. Specifically, optimization techniques can compensate for input frequency-dependent properties and/or amplitude-dependent properties of the input circuitry. In some cases, reducing performance requirements on the input circuitry means that the input circuitry can be implemented in the same semiconductor technology as the analog-to-digital converter.Type: ApplicationFiled: March 20, 2019Publication date: September 24, 2020Applicant: Analog Devices, Inc.Inventors: Gabriele MANGANARO, Nevena RAKULJIC
-
Patent number: 10181860Abstract: A residue generation apparatus for use in continuous-time and hybrid ADCs is proposed. The apparatus includes a quantizer for digitizing an analog input to generate a digital output, and means for applying a first transfer function to the digital output from the quantizer to generate a digital input to a feedforward DAC, based on which the DAC can generate a feedforward path analog output. The apparatus further includes means for applying a second, continuous-time, transfer function to the analog input provided to the quantizer to generate a forward path analog output, and a subtractor for generating a residue signal based on a difference between the forward path analog output and the feedforward path analog output. Proposed apparatus allows selecting a combination of the first and second transfer functions so that, when each is applied in its respective path, the residue signal passed to further stages of an ADC is reduced.Type: GrantFiled: October 26, 2017Date of Patent: January 15, 2019Assignee: Analog Devices Global Unlimited CompanyInventors: Sharvil Pradeep Patil, Hajime Shibata, Wenhua William Yang, David Nelson Alldred, Yunzhi Dong, Gabriele Manganaro, Kimo Tam
-
Patent number: 10027447Abstract: Circuits are used to sense and compensate or mitigate the imbalance errors, hence restoring the intended benefits of differential processing. In particular, the impedance mismatch between the positive and negative branches of a balanced system is sensed by digitizing an error voltage developed by injecting suitable common mode stimuli. The mismatch is then trimmed out by introducing and properly setting up a digitally controlled impedance that counters the original impedance mismatch and hence rebalances the signal path on-situ and prior to exercising the signal processing chain.Type: GrantFiled: August 9, 2017Date of Patent: July 17, 2018Assignee: ANALOG DEVICES, INC.Inventor: Gabriele Manganaro
-
Publication number: 20180109361Abstract: Circuits are used to sense and compensate or mitigate the imbalance errors, hence restoring the intended benefits of differential processing. In particular, the impedance mismatch between the positive and negative branches of a balanced system is sensed by digitizing an error voltage developed by injecting suitable common mode stimuli. The mismatch is then trimmed out by introducing and properly setting up a digitally controlled impedance that counters the original impedance mismatch and hence rebalances the signal path on-situ and prior to exercising the signal processing chain.Type: ApplicationFiled: August 9, 2017Publication date: April 19, 2018Applicant: Analog Devices, Inc.Inventor: Gabriele MANGANARO
-
Patent number: 9584151Abstract: Reducing distortions in a digital-to-analog converter is a challenge for circuit designers. For current steering digital-to-analog converters (DACs), a quad switching scheme has been used to remove code-dependent glitching which is otherwise present in dual switching schemes. However, due to various impairments in the circuit, e.g., mismatches in the transistors, some code-dependent distortions remain even when a quad switching scheme is implemented. To address this issue, the quad switching scheme can be randomized to improve dynamic linearity while relaxing driving circuitry design and power constraints. Advantageously, randomization reduces the code dependency of the distortions and makes the distortions appear more noise-like at the output of the DAC.Type: GrantFiled: March 1, 2016Date of Patent: February 28, 2017Assignee: ANALOG DEVICES, INC.Inventors: Gabriele Manganaro, Gil Engel
-
Patent number: 9531398Abstract: Aging effects on devices fabricated using deep nanometer complementary metal-oxide semiconductor (CMOS) processes can cause circuits to exhibit an undesirable mismatch buildup over time. To address the aging effects, the connections to an array of M differential circuits are controlled to limit and systematically minimize or reverse the aging effects. In one embodiment, the controlling permutation sequence is selected to stress the array of M differential circuits under opposite stress conditions during at least two different time periods. Imposing opposite stress conditions, preferably substantially equal opposite stress conditions, can reverse the direction of a mismatch buildup and limit the mismatch buildup over time within acceptable limits. The controlling permutation sequence can be applied to an array of comparators of an analog-to-digital converter, or an array of differential amplifiers of a folding analog-to-digital converter.Type: GrantFiled: February 12, 2016Date of Patent: December 27, 2016Assignee: Analog Devices, Inc.Inventors: Paul F. Ferguson, Gabriele Manganaro
-
Publication number: 20160269038Abstract: Aging effects on devices fabricated using deep nanometer complementary metal-oxide semiconductor (CMOS) processes can cause circuits to exhibit an undesirable mismatch buildup over time. To address the aging effects, the connections to an array of M differential circuits are controlled to limit and systematically minimize or reverse the aging effects. In one embodiment, the controlling permutation sequence is selected to stress the array of M differential circuits under opposite stress conditions during at least two different time periods. Imposing opposite stress conditions, preferably substantially equal opposite stress conditions, can reverse the direction of a mismatch buildup and limit the mismatch buildup over time within acceptable limits. The controlling permutation sequence can be applied to an array of comparators of an analog-to-digital converter, or an array of differential amplifiers of a folding analog-to-digital converter.Type: ApplicationFiled: February 12, 2016Publication date: September 15, 2016Applicant: ANALOG DEVICES, INC.Inventors: PAUL F. FERGUSON, GABRIELE MANGANARO
-
Patent number: 9118346Abstract: The present disclosure provides embodiments of an improved current steering switching element for use in a digital to analog (DAC) converter. Typically, each current steering switching element in the DAC converter provides a varying set of currents for converting a digital input signal. Generally, the switches and drivers in the current steering switching elements are scaled down proportionally to the current being provided by the current steering switching element according to a ratio as less and less current is being driven by the switching element in order to overcome timing errors. However, device sizes are limited by the production process. When a switch is not scaled proportionally to the current, settling timing errors are present and affects the performance of the DAC. The improved current steering switching element alleviates this issue of timing errors by replacing the single switch with two complementary current steering switches.Type: GrantFiled: December 19, 2013Date of Patent: August 25, 2015Assignee: Analog Devices, Inc.Inventors: Matthew Louis Courcy, Martin Clara, Gabriele Manganaro, Gil Engel, Lawrence A. Singer
-
Publication number: 20150180501Abstract: The present disclosure provides embodiments of an improved current steering switching element for use in a digital to analog (DAC) converter. Typically, each current steering switching element in the DAC converter provides a varying set of currents for converting a digital input signal. Generally, the switches and drivers in the current steering switching elements are scaled down proportionally to the current being provided by the current steering switching element according to a ratio as less and less current is being driven by the switching element in order to overcome timing errors. However, device sizes are limited by the production process. When a switch is not scaled proportionally to the current, settling timing errors are present and affects the performance of the DAC. The improved current steering switching element alleviates this issue of timing errors by replacing the single switch with two complementary current steering switches.Type: ApplicationFiled: December 19, 2013Publication date: June 25, 2015Applicant: Analog Devices, Inc.Inventors: Matthew Louis Courcy, Martin Clara, Gabriele Manganaro, Gil Engel, Lawrence A. Singer
-
Patent number: 7403148Abstract: The linearity of switched-capacitor, pipeline digital to analog converters is improved by balancing the settling behavior of its pre-charge switches. In more detail, a switched capacitor DAC includes a number of substantially identical cells, one cell for each bit of an input digital word. A number of switch driver circuits are used to apply respective switch control signals to turn respective switches on and off. Advantageously, the switch control signals differ by an amount determined to equalize the gate-to-source voltage difference between different switches.Type: GrantFiled: June 12, 2007Date of Patent: July 22, 2008Assignee: Edgewater Computer Systems, Inc.Inventor: Gabriele Manganaro
-
Patent number: 7372386Abstract: A method for performing parallel digital-to-analog conversion of an n-bit digital input data signal at a frequency of fs including receiving the n-bit digital input data signal; generating M?1 delayed input data signals, M being the number of parallel conversions channels, the M?1 delayed input data signals having respective increasing amount of unit delay, the digital input data signal and the M?1 delayed input data signals forming M digital signals; holding the M digital signals for a first time period; performing a data transformation of the M digital signals using an M×M Hadamard matrix; generating M (n+m)-bit transformed digital data signals; converting each of the M transformed digital data signals to M analog signals; and performing a reverse data transformation of the M analog signals based on the M×M Hadamard matrix to generate an output analog signal indicative of the n-bit digital input data signal.Type: GrantFiled: November 2, 2006Date of Patent: May 13, 2008Assignee: National Semiconductor CorporationInventors: Franco Maloberti, Gabriele Manganaro
-
Patent number: 7345530Abstract: A switched-capacitor amplifier circuit including first and second pairs of sampling capacitors for sampling a pair of input signals includes a voltage regulator coupled to receive a first reference voltage and generate a first regulated output voltage related to the first reference voltage and independent of a first power supply voltage; a clock signal generator generating first and second clock signals referenced to the first power supply voltage and third and fourth clock signals referenced to the first regulated output voltage; and a first set of switches coupling the bottom plates of the sampling capacitors to the amplifier, the first set of switches being controlled by the third and fourth clock signals. The circuit may further include a second set of switches coupling the top plates of the sampling capacitors to the input signals, the second set of switches being controlled by the first and second clock signals.Type: GrantFiled: June 1, 2006Date of Patent: March 18, 2008Assignee: National Semiconductor CorporationInventors: Jipeng Li, Matthew Courcy, Gabriele Manganaro
-
Patent number: 7324034Abstract: The linearity of switched-capacitor, pipeline digital to analog converters is improved by balancing the settling behavior of its pre-charge switches. In more detail, a switched capacitor DAC includes a number of substantially identical cells, one cell for each bit of an input digital word. A number of switch driver circuits are used to apply respective switch control signals to turn respective switches on and off. Advantageously, the switch control signals differ by an amount determined to equalize the gate-to-source voltage difference between different switches.Type: GrantFiled: September 22, 2004Date of Patent: January 29, 2008Assignee: Edgewater Computer Systems, Inc.Inventor: Gabriele Manganaro
-
Publication number: 20070247342Abstract: The linearity of switched-capacitor, pipeline digital to analog converters is improved by balancing the settling behavior of its pre-charge switches. In more detail, a switched capacitor DAC includes a number of substantially identical cells, one cell for each bit of an input digital word. A number of switch driver circuits are used to apply respective switch control signals to turn respective switches on and off. Advantageously, the switch control signals differ by an amount determined to equalize the gate-to-source voltage difference between different switches.Type: ApplicationFiled: June 12, 2007Publication date: October 25, 2007Inventor: Gabriele Manganaro