Patents by Inventor Gangadhara Raja MUTHINTI
Gangadhara Raja MUTHINTI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11714045Abstract: Various embodiments set forth techniques for characterizing films on optically clear substrates using ellipsometry. In some embodiments, a spectroscopic ellipsometer is configured to generate a light beam that has a relatively small spot size and is substantially absorbed by an optically clear substrate, thereby reducing or eliminating reflections from an interface between the substrate and air. Optical simulations can be performed to determine values for various parameters associated with the ellipsometer that minimize the reflections from the interface between the substrate and air and maximize reflections from an interface between a film and the substrate. In addition, graded films that include multiple layers can be analyzed using models of multiple layers.Type: GrantFiled: July 21, 2021Date of Patent: August 1, 2023Assignee: Meta Platforms Technologies, LLCInventors: Gangadhara Raja Muthinti, Vivek Gupta
-
Patent number: 11688632Abstract: Semiconductor devices and methods for forming semiconductor devices include opening at least one contact via through a sacrificial material down to contacts. Sides of the at least one contact via are lined by selectively depositing a barrier on the sacrificial material, the barrier extending along sidewalls of the at least one contact via from a top surface of the sacrificial material down to a bottom surface of the sacrificial material proximal to the contacts such that the contacts remain exposed. A conductive material is deposited in the at least one contact via down to the contacts to form stacked contacts having the hard mask on sides thereof. The sacrificial material is removed.Type: GrantFiled: December 29, 2020Date of Patent: June 27, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alex Joseph Varghese, Marc A. Bergendahl, Andrew M. Greene, Dallas Lea, Matthew T. Shoudy, Yann Mignot, Ekmini A. De Silva, Gangadhara Raja Muthinti
-
Publication number: 20230177247Abstract: A computer-implemented method of assessing roughness in metallic lines of an integrated circuit (IC) is provided. The computer-implemented method includes developing a library of roughness characterizations for metal lines of varying characteristics and dimensions. The computer-implemented method further includes fabricating a testable IC and identifying, in the testable IC, a location of interest (LoI) at which roughness of a metal line within the LoI could impact IC performance. Also, the computer-implemented method includes developing, from the library, a roughness model using the roughness characterizations for those metal lines having characteristics and dimensions corresponding to those of the metal line within the LoI and refining the library and the roughness model based on a comparison of the roughness model and an actual roughness of the metal line within the LoI to obtain a final roughness model.Type: ApplicationFiled: December 6, 2021Publication date: June 8, 2023Inventors: GANGADHARA RAJA MUTHINTI, Koichi Motoyama, Lawrence A. Clevenger, Christopher J. Penny
-
Publication number: 20230116390Abstract: The embodiments herein describe authenticating a photomask used to fabricate an IC or a wafer. Because the IC may have been fabricated at a third-party IC manufacturer, the customer may want to ensure the manufacturer did not mistakenly use an incorrect mask, or that the mask was not altered or replaced with a rogue mask by a nefarious actor. That is, the embodiments herein can be used to identify when an IC manufacture (whether trusted or not) mistakenly used the wrong photomask, or to verify that a third-party IC manufacturer did not tamper with or replace the authentic photomask with a rogue mask. Advantageously, the embodiments herein can create a secure IC fabrication process to catch mistakes as well as ensure that non-trusted third-parties did not introduce defects into the IC.Type: ApplicationFiled: October 8, 2021Publication date: April 13, 2023Inventors: Scott David HALLE, Gauri KARVE, Effendi LEOBANDUNG, Gangadhara Raja MUTHINTI, Ravi K. BONAM
-
Patent number: 11619877Abstract: A computer-implemented method for determining optical roughness in a semiconductor pattern structure that includes receiving, using a processor, optical responses spectra collected from the semiconductor pattern structure and constructing, using the processor optical critical dimension (OCD) models by using a set of input parameters for each layer of the semiconductor pattern structure. The method further includes calculating, using the processor, theoretical optical responses from a theoretical input generated by the OCD models. In addition, the method provides for comparing, using the processor, the optical responses spectra of the semiconductor pattern structure to the theoretical optical responses to determine output parameters for the optical roughness of the semiconductor pattern structure.Type: GrantFiled: July 22, 2022Date of Patent: April 4, 2023Assignee: International Business Machines CorporationInventors: Ravi K. Bonam, Gangadhara Raja Muthinti
-
Publication number: 20230025649Abstract: Various embodiments set forth techniques for characterizing films on optically clear substrates using ellipsometry. In some embodiments, a spectroscopic ellipsometer is configured to generate a light beam that has a relatively small spot size and is substantially absorbed by an optically clear substrate, thereby reducing or eliminating reflections from an interface between the substrate and air. Optical simulations can be performed to determine values for various parameters associated with the ellipsometer that minimize the reflections from the interface between the substrate and air and maximize reflections from an interface between a film and the substrate. In addition, graded films that include multiple layers can be analyzed using models of multiple layers.Type: ApplicationFiled: July 21, 2021Publication date: January 26, 2023Inventors: Gangadhara Raja MUTHINTI, Vivek GUPTA
-
Publication number: 20220357648Abstract: A computer-implemented method for determining optical roughness in a semiconductor pattern structure that includes receiving, using a processor, optical responses spectra collected from the semiconductor pattern structure and constructing, using the processor optical critical dimension (OCD) models by using a set of input parameters for each layer of the semiconductor pattern structure. The method further includes calculating, using the processor, theoretical optical responses from a theoretical input generated by the OCD models. In addition, the method provides for comparing, using the processor, the optical responses spectra of the semiconductor pattern structure to the theoretical optical responses to determine output parameters for the optical roughness of the semiconductor pattern structure.Type: ApplicationFiled: July 22, 2022Publication date: November 10, 2022Inventors: RAVI K. BONAM, GANGADHARA RAJA MUTHINTI
-
Patent number: 11480868Abstract: A computer-implemented method for determining optical roughness in a semiconductor pattern structure that includes receiving, using a processor, optical responses spectra collected from the semiconductor pattern structure and constructing, using the processor optical critical dimension (OCD) models by using a set of input parameters for each layer of the semiconductor pattern structure. The method further includes calculating, using the processor, theoretical optical responses from a theoretical input generated by the OCD models. In addition, the method provides for comparing, using the processor, the optical responses spectra of the semiconductor pattern structure to the theoretical optical responses to determine output parameters for the optical roughness of the semiconductor pattern structure.Type: GrantFiled: March 22, 2019Date of Patent: October 25, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ravi K. Bonam, Gangadhara Raja Muthinti
-
Patent number: 11309221Abstract: A technique relates to a semiconductor device. One or more N-type field effect transistor (NFET) gates and one or more P-type field effect transistor (PFET) gates are formed. Source and drain (S/D) contacts are formed, at least one material of the S/D contacts being formed in the PFET gates. Insulating material is deposited as self-aligned caps above the NFET gates and the PFET gates, while the insulating material is also formed as insulator portions adjacent to the S/D contacts. Middle of the line (MOL) contacts are formed above the S/D contacts.Type: GrantFiled: November 15, 2019Date of Patent: April 19, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andrew Greene, Victor W. C. Chan, Gangadhara Raja Muthinti
-
Patent number: 11295969Abstract: A computer-implemented method for measuring a parameter of a semiconductor. A non-limiting example of the computer-implemented method includes receiving, using a processor, a raw signal from a first tool representing a measured parameter of a semiconductor device. The method also receives, using the processor, data on the measured parameter from a second tool, and calculates, using the processor, the measured parameter based on the data received from the second tool and on a constraint based on the raw signal from the first tool.Type: GrantFiled: November 27, 2018Date of Patent: April 5, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gangadhara Raja Muthinti, Matthew Sendelbach, Roy Koret, Aron Cepler, Wei Ti Lee
-
Patent number: 11276636Abstract: Chamfer-less via interconnects and techniques for fabrication thereof with a protective dielectric arch are provided. In one aspect, a method of forming an interconnect includes: forming metal lines in a first dielectric; depositing an etch stop liner onto the first dielectric; depositing a second dielectric on the etch stop liner; patterning vias and a trench in the second dielectric, wherein the vias are present over at least one of the metal lines, and wherein the patterning forms patterned portions of the second dielectric/etch stop liner over at least another one of the metal lines; forming a protective dielectric arch over the at least another one of the metal lines; and filling the vias/trench with a metal(s) to form the interconnect which, due to the protective dielectric arch, is in a non-contact position with the at least another one of the metal lines. An interconnect structure is also provided.Type: GrantFiled: July 31, 2019Date of Patent: March 15, 2022Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Koichi Motoyama, Gangadhara Raja Muthinti, Cornelius Brown Peethala, Benjamin D. Briggs, Michael Rizzolo
-
Patent number: 11101172Abstract: Techniques for dielectric damage-free interconnects are provided. In one aspect, a method for forming a Cu interconnect structure includes: forming a via and trench in a dielectric over a metal line M1; depositing a first barrier layer into the via and trench; removing the first barrier layer from the via and trench bottoms using neutral beam oxidation, and removing oxidized portions of the first barrier layer such that the first barrier layer remains along only sidewalls of the via and trench; depositing Cu into the via in direct contact with the metal line M1 to form a via V1; lining the trench with a second barrier layer; and depositing Cu into the trench to form a metal line M2. The second barrier layer can instead include Mn or optionally CuMn so as to further serve as a seed layer. A Cu interconnect structure is also provided.Type: GrantFiled: April 15, 2020Date of Patent: August 24, 2021Assignee: International Business Machines CorporationInventors: Koichi Motoyama, Benjamin D. Briggs, Gangadhara Raja Muthinti, Cornelius Brown Peethala, Lawrence A. Clevenger
-
Patent number: 11054250Abstract: An overlay metrology system includes a multi-channel energy unit that selectively operates in a first mode to deliver first photons having a first wavelength to an object under test, and a second mode to deliver second photons to the object under test. The second photons have a second wavelength different from the first wavelength. The overlay metrology system further includes an electronic controller that selectively activates either the first mode or the second mode based at least in part on at least one characteristic of an object under test, and that generates the first protons or the second photons to detect at least one buried structure included in the object under test.Type: GrantFiled: April 11, 2018Date of Patent: July 6, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gangadhara Raja Muthinti, Chiew-Seng Koay, Siva Kanakasabapathy, Nelson Felix
-
Publication number: 20210151351Abstract: Semiconductor devices and methods for forming semiconductor devices include opening at least one contact via through a sacrificial material down to contacts. Sides of the at least one contact via are lined by selectively depositing a barrier on the sacrificial material, the barrier extending along sidewalls of the at least one contact via from a top surface of the sacrificial material down to a bottom surface of the sacrificial material proximal to the contacts such that the contacts remain exposed. A conductive material is deposited in the at least one contact via down to the contacts to form stacked contacts having the hard mask on sides thereof. The sacrificial material is removed.Type: ApplicationFiled: December 29, 2020Publication date: May 20, 2021Inventors: Alex Joseph Varghese, Marc A. Bergendahl, Andrew M. Greene, Dallas Lea, Matthew T. Shoudy, Yann Mignot, Ekmini A. De Silva, Gangadhara Raja Muthinti
-
Patent number: 10985076Abstract: A technique relates to a semiconductor device. One or more N-type field effect transistor (NFET) gates and one or more P-type field effect transistor (PFET) gates are formed. Source and drain (S/D) contacts are formed, at least one material of the S/D contacts being formed in the PFET gates. Insulating material is deposited as self-aligned caps above the NFET gates and the PFET gates, while the insulating material is also formed as insulator portions adjacent to the S/D contacts. Middle of the line (MOL) contacts are formed above the S/D contacts.Type: GrantFiled: August 24, 2018Date of Patent: April 20, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andrew Greene, Victor W. C. Chan, Gangadhara Raja Muthinti
-
Patent number: 10957646Abstract: A semiconductor wafer has a top surface, a dielectric insulator, a plurality of narrow copper wires, a plurality of wide copper wires, an optical pass through layer over the top surface, and a self-aligned pattern in a photo-resist layer. The plurality of wide copper wires and the plurality of narrow copper wires are embedded in a dielectric insulator. The width of each wide copper wire is greater than the width of each narrow copper. An optical pass through layer is located over the top surface. A self-aligned pattern in a photo-resist layer, wherein photo-resist exists only in areas above the wide copper wires, is located above the optical pass through layer.Type: GrantFiled: February 5, 2020Date of Patent: March 23, 2021Assignee: International Business Machines CorporationInventors: Benjamin D. Briggs, Cornelius Brown Peethala, Michael Rizzolo, Koichi Motoyama, Gen Tsutsui, Ruqiang Bao, Gangadhara Raja Muthinti, Lawrence A. Clevenger
-
Patent number: 10943990Abstract: Gate contact over active layout designs are provided. In one aspect, a method for forming a gate contact over active device includes: forming a device including metal gates over an active area of a wafer, and source/drains on opposite sides of the metal gates offset by gate spacers; recessing the metal gates/gate spacers; forming etch-selective spacers on top of the recessed gate spacers; forming gate caps on top of the recessed metal gates; forming source/drain contacts on the source/drains; forming source/drain caps on top of the source/drain contacts, wherein the etch-selective spacers provide etch selectivity to the gate caps and source/drain caps; and forming a metal gate contact that extends through one of the gate caps, wherein the etch-selective spacers prevent gate-to-source drain shorting by the metal gate contact. Alternate etch-selective configurations are also provided including a claw-shaped source/drain cap design. A gate contact over active device is also provided.Type: GrantFiled: October 25, 2018Date of Patent: March 9, 2021Assignee: International Business Machines CorporationInventors: Andrew Greene, Victor W. C. Chan, Gangadhara Raja Muthinti, Veeraraghavan Basker, Junli Wang, Kisik Choi, Su Chen Fan
-
Patent number: 10923401Abstract: Embodiments of the present invention are directed to techniques for providing a gate cut critical dimension (CD) shrink and active gate defect healing using selective deposition. The selective silicon on silicon deposition described herein effectively shrinks the gate cut CD to below lithographic limits and repairs any neighboring active gate damage resulting from a processing window misalignment by refilling the inadvertently removed sacrificial material. In a non-limiting embodiment of the invention, a sacrificial gate is formed over a shallow trench isolation region. A portion of the sacrificial gate is removed to expose a surface of the shallow trench isolation region. A semiconductor material is selectively deposited on exposed sidewalls of the sacrificial gate. A gate cut dielectric is formed on a portion of the shallow trench isolation between sidewalls of the semiconductor material.Type: GrantFiled: October 26, 2018Date of Patent: February 16, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andrew Greene, Marc Bergendahl, Ekmini A. De Silva, Alex Joseph Varghese, Yann Mignot, Matthew T. Shoudy, Gangadhara Raja Muthinti, Dallas Lea
-
Publication number: 20210035904Abstract: Chamfer-less via interconnects and techniques for fabrication thereof with a protective dielectric arch are provided. In one aspect, a method of forming an interconnect includes: forming metal lines in a first dielectric; depositing an etch stop liner onto the first dielectric; depositing a second dielectric on the etch stop liner; patterning vias and a trench in the second dielectric, wherein the vias are present over at least one of the metal lines, and wherein the patterning forms patterned portions of the second dielectric/etch stop liner over at least another one of the metal lines; forming a protective dielectric arch over the at least another one of the metal lines; and filling the vias/trench with a metal(s) to form the interconnect which, due to the protective dielectric arch, is in a non-contact position with the at least another one of the metal lines. An interconnect structure is also provided.Type: ApplicationFiled: July 31, 2019Publication date: February 4, 2021Inventors: Lawrence A. Clevenger, Koichi Motoyama, Gangadhara Raja Muthinti, Cornelius Brown Peethala, Benjamin D. Briggs, Michael Rizzolo
-
Patent number: 10903111Abstract: Semiconductor devices and methods for forming semiconductor devices include opening at least one contact via through a sacrificial material down to contacts. Sides of the at least one contact via are lined by selectively depositing a barrier on the sacrificial material, the barrier extending along sidewalls of the at least one contact via from a top surface of the sacrificial material down to a bottom surface of the sacrificial material proximal to the contacts such that the contacts remain exposed. A conductive material is deposited in the at least one contact via down to the contacts to form stacked contacts having the hard mask on sides thereof. The sacrificial material is removed.Type: GrantFiled: March 20, 2019Date of Patent: January 26, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alex Joseph Varghese, Marc A. Bergendahl, Andrew M. Greene, Dallas Lea, Matthew T. Shoudy, Yann Mignot, Ekmini A. De Silva, Gangadhara Raja Muthinti