Patents by Inventor Garo Derderian
Garo Derderian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9396995Abstract: A method of forming a metalized contact in MOL is provided. Embodiments include forming a TT through an ILD down to a S/D region; forming a SiOC, SiCN, or SiON layer on side surfaces of the TT; performing a GCIB vertical etching at a 0° angle; implanting Si into the TT by an angled PAI; removing a portion of the TT by Ar sputtering and a remote plasma assisted dry etch process; forming NiSi on the S/D region at the bottom of the TT; and filling the TT with contact metal over the NiSi.Type: GrantFiled: February 27, 2015Date of Patent: July 19, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Suraj K. Patil, Min-hwa Chi, Garo Derderian, Wen-Pin Peng
-
Patent number: 8587989Abstract: NRAM arrays with nanotube blocks, traces and planes, and methods of making the same are disclosed. In some embodiments, a nanotube memory array includes a nanotube fabric layer disposed in electrical communication with first and second conductor layers. A memory operation circuit including a circuit for generating and applying a select signal on first and second conductor layers to induce a change in the resistance of the nanotube fabric layer between the first and second conductor layers is provided. At least two adjacent memory cells are formed in at least two selected cross sections of the nanotube fabric and conductor layers such that each memory cell is uniquely addressable and programmable. For each cell, a change in resistance corresponds to a change in an informational state of the memory cell. Some embodiments include bit lines, word lines, and reference lines. In some embodiments, 6F2 memory cell density is achieved.Type: GrantFiled: June 17, 2009Date of Patent: November 19, 2013Assignee: Nantero Inc.Inventors: H. Montgomery Manning, Thomas Rueckes, Claude L. Bertin, Jonathan W. Ward, Garo Derderian
-
Publication number: 20110133265Abstract: A memory cell has a tunnel dielectric over a first silicon-containing material, a second silicon-containing material over the tunnel dielectric, a first silicon oxide layer on an edge of the second silicon-containing material and extending across a first portion of an edge of the tunnel dielectric, and a second silicon oxide layer on a side of the first silicon-containing material and extending across a second portion of the edge of the tunnel dielectric. The first and second silicon oxide layers are two distinct layers and are in contact with the tunnel dielectric layer.Type: ApplicationFiled: February 11, 2011Publication date: June 9, 2011Inventors: Garo Derderian, Nirmal Ramaswamy
-
Patent number: 7898017Abstract: A floating-gate memory cell has a tunnel dielectric layer that overlies a silicon-containing semiconductor substrate and that is adjacent a trench formed in the semiconductor substrate. A floating-gate layer, having at least one silicon-containing layer, overlies the tunnel dielectric layer. An intergate dielectric layer overlies the floating-gate layer, and a control gate layer overlies the intergate dielectric layer. A first silicon oxide layer is formed on an edge of the at least one silicon-containing layer of the floating-gate layer and extends across a first portion of an edge of the tunnel dielectric layer. A second silicon oxide layer is formed on a sidewall of the trench and extends across a second portion of the edge of the tunnel dielectric layer.Type: GrantFiled: November 16, 2006Date of Patent: March 1, 2011Assignee: Micron Technology, Inc.Inventors: Garo Derderian, Nirmal Ramaswamy
-
Publication number: 20100001267Abstract: NRAM arrays with nanotube blocks, traces and planes, and methods of making the same are disclosed. In some embodiments, a nanotube memory array includes a nanotube fabric layer disposed in electrical communication with first and second conductor layers. A memory operation circuit including a circuit for generating and applying a select signal on first and second conductor layers to induce a change in the resistance of the nanotube fabric layer between the first and second conductor layers is provided. At least two adjacent memory cells are formed in at least two selected cross sections of the nanotube fabric and conductor layers such that each memory cell is uniquely addressable and programmable. For each cell, a change in resistance corresponds to a change in an informational state of the memory cell. Some embodiments include bit lines, word lines, and reference lines. In some embodiments, 6F2 memory cell density is achieved.Type: ApplicationFiled: June 17, 2009Publication date: January 7, 2010Applicant: NANTERO, INC.Inventors: H.M. MANNING, Thomas RUECKES, Claude L. BERTIN, Jonathan W. WARD, Garo DERDERIAN
-
Publication number: 20090067256Abstract: Embodiments are described for reducing the programming voltage of a memory cell in a memory device. The memory cell includes a channel region extending between first and second diffusion regions formed in a substrate. A tunnel dielectric material is formed over the channel region. A storage medium is formed over the tunnel dielectric material to store electrical charge. The storage medium is disposed between a first interface material and a second interface material, each interface material provides a smoother interface between the storage medium and surrounding dielectric materials. A charge blocking material is formed over the storage medium, followed by a control gate material.Type: ApplicationFiled: September 6, 2007Publication date: March 12, 2009Applicant: Micron Technology, Inc.Inventors: Arup Bhattacharyya, Garo Derderian
-
Patent number: 7390710Abstract: Layers of epitaxial silicon are used to protect the tunnel dielectric layer of a floating-gate memory cell from excessive oxidation or removal during the formation of shallow trench isolation (STI) regions. Following trench formation, the layers of epitaxial silicon are grown from silicon-containing layers on opposing sides of the tunnel dielectric layer, thereby permitting their thickness to be limited to approximately one-half of the thickness of the tunnel dielectric layer. The epitaxial silicon may be oxidized prior to filling the trench with a dielectric material or a dielectric fill may occur prior to oxidizing at least the epitaxial silicon covering the ends of the tunnel dielectric layer.Type: GrantFiled: September 2, 2004Date of Patent: June 24, 2008Assignee: Micron Technology, Inc.Inventors: Garo Derderian, Nirmal Ramaswamy
-
Publication number: 20080029028Abstract: Systems and methods for depositing material onto a microfeature workpiece in a reaction chamber are disclosed herein. In one embodiment, the system includes a gas supply assembly having a first gas source, a first gas conduit coupled to the first gas source, a first valve assembly, a reaction chamber, and a gas distributor carried by the reaction chamber. The first valve assembly includes first and second valves that are in fluid communication with the first gas conduit. The first and second valves are configured in a parallel arrangement so that the first gas flows through the first valve and/or the second valve. It is emphasized that this Abstract is provided to comply with the rules requiring an abstract. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: ApplicationFiled: October 15, 2007Publication date: February 7, 2008Applicant: Micron Technology, Inc.Inventors: Demetrius Sarigiannis, Shuang Meng, Garo Derderian
-
Patent number: 7276414Abstract: NAND memory arrays and methods are provided. A plurality of first gate stacks is formed on a first dielectric layer that is formed on a substrate of a NAND memory array. The first dielectric layer and the plurality of first gate stacks formed thereon form a NAND string of memory cells of the memory array. A second gate stack is formed on a second dielectric layer that is formed on the substrate adjacent the first dielectric layer. The second dielectric layer with the second gate stack formed thereon forms a drain select gate adjacent an end of the NAND string. The second dielectric layer is thicker than the first dielectric layer.Type: GrantFiled: August 18, 2004Date of Patent: October 2, 2007Assignee: Micron Technology, Inc.Inventors: Michael Violette, Garo Derderian, Todd R. Abbott
-
Patent number: 7253076Abstract: Capacitors having increased capacitance include an enhanced-surface-area (rough-surfaced) electrically conductive layer or other layers that are compatible with the high-dielectric constant materials. In one approach, an enhanced-surface-area electrically conductive layer for such capacitors is formed by processing a ruthenium oxide layer at high temperature at or above 500° C. and low pressure 75 torr or below, most desirably 5 torr or below, to produce a roughened ruthenium layer having a textured surface with a mean feature size of at least about 100 Angstroms. The initial ruthenium oxide layer may be provided by chemical vapor deposition techniques or sputtering techniques or the like. The layer may be formed over an underlying electrically conductive layer. The processing may be performed in an inert ambient or in a reducing ambient.Type: GrantFiled: June 8, 2000Date of Patent: August 7, 2007Assignee: Micron Technologies, Inc.Inventors: Vishnu K. Agarwal, Garo Derderian, Gurtej S. Sandhu, Weimin M. Li, Mark Visokay, Cem Basceri, Sam Yang
-
Publication number: 20070178640Abstract: A capacitor fabrication method may include atomic layer depositing a conductive barrier layer to oxygen diffusion over the first electrode. A method may instead include chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode and chemisorbing a layer of a second precursor at least one monolayer thick on the first precursor layer, a chemisorption product of the first and second precursor layers being comprised by a layer of a conductive barrier material. The barrier layer may be sufficiently thick and dense to reduce oxidation of the first electrode by oxygen diffusion from over the barrier layer. An alternative method may include forming a first capacitor electrode over a substrate, the first electrode having an inner surface area per unit area and an outer surface area per unit area that are both greater than an outer surface area per unit area of the substrate. A capacitor dielectric layer and a second capacitor electrode may be formed over the dielectric layer.Type: ApplicationFiled: April 2, 2007Publication date: August 2, 2007Inventors: Garo Derderian, Gurtej Sandhu
-
Publication number: 20070170542Abstract: A method of filling a high aspect ratio trench isolation region, which allows for better gap-fill characteristics and avoids voids and seams in the isolation region. The method includes the steps of forming a trench, forming an oxide layer on the bottom and sidewalls of the trench, etching the oxide layer to expose the bottom of the trench, providing an epitaxial silicon layer on the bottom of the trench, and providing a high quality oxide chemical vapor deposition layer over the epitaxial silicon layer.Type: ApplicationFiled: January 26, 2006Publication date: July 26, 2007Inventor: Garo Derderian
-
Publication number: 20070148932Abstract: A method of forming (and an apparatus for forming) a metal containing layer on a substrate, particularly a semiconductor substrate or substrate assembly for use in manufacturing a semiconductor or memory device structure, using one or more precursor compounds that include niobium and/or vanadium and using an atomic layer deposition process including a plurality of deposition cycles.Type: ApplicationFiled: August 20, 2004Publication date: June 28, 2007Applicant: MICRON TECHNOLOGY, INC.Inventors: Garo Derderian, Donald Westmoreland, Stefan Uhlenbrook
-
Publication number: 20070138529Abstract: An MIS capacitor with low leakage and high capacitance is disclosed. A layer of hemispherical grained polysilicon (HSG) is formed as a lower electrode. Prior to the dielectric formation, the hemispherical grained polysilicon layer may be optionally subjected to a nitridization or anneal process. A dielectric layer of aluminum oxide (Al2O3), or a composite stack of interleaved layers of aluminum oxide and other metal oxide dielectric materials, is fabricated over the hemispherical grained polysilicon layer and after the optional nitridization or anneal process. The dielectric layer of aluminum oxide (Al2O3) or the aluminum oxide composite stack may be optionally subjected to a post-deposition treatment to further increase the capacitance and decrease the leakage current. A metal nitride upper electrode is formed over the dielectric layer or the composite stack by a deposition technique or by atomic layer deposition.Type: ApplicationFiled: October 11, 2006Publication date: June 21, 2007Inventors: Cem Basceri, Garo Derderian
-
Publication number: 20070141835Abstract: In one aspect, the invention encompasses a method of fabricating an interconnect for a semiconductor component. A semiconductor substrate is provided, and an opening is formed which extends entirely through the substrate. A first material is deposited along sidewalls of the opening at a temperature of less than or equal to about 200° C. The deposition can comprise one or both of atomic layer deposition and chemical vapor deposition, and the first material can comprise a metal nitride. A solder-wetting material is formed over a surface of the first material. The solder-wetting material can comprise, for example, nickel. Subsequently, solder is provided within the opening and over the solder-wetting material.Type: ApplicationFiled: February 13, 2007Publication date: June 21, 2007Inventors: Kyle Kirby, Shuang Meng, Garo Derderian
-
Publication number: 20070093034Abstract: The invention includes a method of forming a semiconductor construction. A semiconductor substrate is provided, and a conductive node is formed to be supported by the semiconductor substrate. A first conductive material is formed over the conductive node and shaped as a container. The container has an opening extending therein and an upper surface proximate the opening. The container opening is at least partially filled with an insulative material. A second conductive material is formed over the at least partially filled container opening and physically against the upper surface of the container. The invention also includes semiconductor structures.Type: ApplicationFiled: November 29, 2006Publication date: April 26, 2007Inventors: Cem Basceri, Garo Derderian
-
Publication number: 20070063262Abstract: A NAND memory array has a plurality of rows of memory cells and a plurality of columns of NAND strings of memory cells. Each NAND string is selectively connected to a bit line through a drain select gate of the respective column. Each of the drain select gates has a first dielectric layer formed on a semiconductor substrate of the memory array and a control gate formed on the first dielectric layer. Each of the memory cells of each of the NAND strings has a second dielectric layer formed on the substrate adjacent the first dielectric layer, a floating gate formed on the second dielectric layer, a third dielectric layer formed on the floating gate, and a control gate formed on the third dielectric layer. The first dielectric layer is thicker than the second dielectric layer.Type: ApplicationFiled: November 17, 2006Publication date: March 22, 2007Inventors: Michael Violette, Garo Derderian, Todd Abbott
-
Publication number: 20070063259Abstract: A floating-gate memory cell has a tunnel dielectric layer that overlies a silicon-containing semiconductor substrate and that is adjacent a trench formed in the semiconductor substrate. A floating-gate layer, having at least one silicon-containing layer, overlies the tunnel dielectric layer. An intergate dielectric layer overlies the floating-gate layer, and a control gate layer overlies the intergate dielectric layer. A first silicon oxide layer is formed on an edge of the at least one silicon-containing layer of the floating-gate layer and extends across a first portion of an edge of the tunnel dielectric layer. A second silicon oxide layer is formed on a sidewall of the trench and extends across a second portion of the edge of the tunnel dielectric layer.Type: ApplicationFiled: November 16, 2006Publication date: March 22, 2007Inventors: Garo Derderian, Nirmal Ramaswamy
-
Publication number: 20070020394Abstract: CVD, ALD, and other vapor processes used in processing semiconductor workpieces often require volatilizing a liquid or solid precursor. Certain embodiments of the invention provide improved and/or more consistent volatilization rates by moving a reaction vessel. In one exemplary embodiment, a reaction vessel is rotated about a rotation axis which is disposed at an angle with respect to vertical. This deposits a quantity of the reaction precursor on an interior surface of the vessel's sidewall which is exposed to the headspace as the vessel rotates. Other embodiments employ drivers adapted to move the reaction vessel in other manners, such as a pendulum arm to oscillate the vessel along an arcuate path or a mechanical linkage which moves the vessel along an elliptical path.Type: ApplicationFiled: September 28, 2006Publication date: January 25, 2007Applicant: Micron Technology, Inc.Inventors: Craig Carpenter, Ross Dando, Dan Gealy, Garo Derderian, Allen Mardian
-
Patent number: 7144810Abstract: A method for forming a rough ruthenium-containing layer on the surface of a substrate assembly includes providing a ruthenium-containing precursor into the reaction chamber. A rough ruthenium layer may be deposited on the surface of the substrate assembly at a rate of about 100 ?/minute to about 500 ?/minute using the ruthenium-containing precursor. Further, a rough ruthenium oxide layer may be formed by providing a ruthenium-containing precursor and an oxygen-containing precursor into the reaction chamber to deposit the rough ruthenium oxide layer on the surface of the substrate assembly at a rate of about 100 ?/minute to about 1200 ?/minute. An anneal of the layers may be performed to further increase the roughness. In addition, conductive structures including a rough ruthenium layer or a rough ruthenium oxide layer are provided. Such layers may be used in conjunction with non-rough ruthenium and/or non-rough ruthenium oxide layers to form conductive structures.Type: GrantFiled: May 19, 2005Date of Patent: December 5, 2006Assignee: Micron Technology, Inc.Inventors: Garo Derderian, Vishnu K. Agarwal