Patents by Inventor Gary D. Carpenter
Gary D. Carpenter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7288975Abstract: A method and apparatus for fail-safe and restartable system clock generation provides recovery from failures due to incorrect clock generator settings or from marginal clock distribution components. Clock failure is detected at a point along the clock distribution path between the output of the clock generator and the downstream circuits. If a clock failure is detected, a second clock, which may be the clock generator reference clock, is used to operate the downstream circuits. The clock generator, which may be a phase-lock loop, is then restarted, either with a predetermined loop filter voltage at which downstream circuits are guaranteed to operate, or with a divider setting on the output of the clock generator that reduces the frequency so that downstream circuits are guaranteed to operate. Parameters of the clock generator can thereby be reset and operating conditions determined before restoring the output of the clock generator to the downstream circuits.Type: GrantFiled: October 27, 2005Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Hung C. Ngo, Gary D. Carpenter, Fadi H. Gebara, Jente B. Kuang
-
Patent number: 7113048Abstract: A pseudo Set/Reset latch circuit is configured with modified NOR or NAND gates wherein one of the series pull-up devices or pull-down devices is removed. A minimum of three pseudo Set/Reset latches may be coupled as a ring oscillator generating an output and a non-skewed complementary output. Additionally, feed-forward inverting stages may be coupled in parallel with inverting paths in the ring oscillator primary path to further increase the frequency range of the ring oscillator. The pseudo Set/Reset latch circuits and the feed-forward inverting stages may be configured with voltage controlled devices that alter the delay of the stages as a means for varying the frequency of the ring oscillator either by varying the current drive of the circuitry driving the output of the latch stages or by varying the conductance of devices coupling between the latch stages. Feedforward inverting stages may comprise pseudo latches or inverter gates.Type: GrantFiled: November 12, 2004Date of Patent: September 26, 2006Assignee: International Business Machines CorporationInventors: Richard B. Brown, Gary D. Carpenter, Fadi H. Gebara
-
Patent number: 6963250Abstract: A VCO is configured using a ring oscillator with voltage controlled feedforward inverting stages coupled around the inverting stages making up the basic ring oscillator to enable the frequency of the ring oscillator to be voltage controlled. A latch and multiplexer is used to select between two or more outputs within the ring oscillator to change the basic frequency range of the VCO glitch free. To achieve a wide range VCO, additional stages are added to the basic ring oscillator. When the number of stages is an odd number greater than seven, then the voltage controlled feedforward inverting stages feedback to the outputs of the first and second inverting stages of the ring oscillator. Two additional multiplexers are added to select which feedforward inverting stage is coupled to the first and second inverting stage. This allows a wide range interleaved VCO that switches between frequency ranges glitch free.Type: GrantFiled: November 20, 2003Date of Patent: November 8, 2005Assignee: International Business Machines CorporationInventors: Hung C. Ngo, Gary D. Carpenter
-
Patent number: 6963629Abstract: A reference signal and a voltage controlled oscillator (VCO) output are compared for relative phase and frequency differences. A lead error signal is generated if the reference signal leads the VCO output and a lag error signal is generated if the reference signal lags the VCO output the lead and lag error may result from a combination for phase and frequency differences between the reference signal and the VCO output. A time window is used to sample the polarity of the lead and lag error signals by incrementing and decrementing a phase error signal. If the phase error signal reaches a threshold value within the time window, a Reset Delta pulse is generated and if the phase error signals does not reach the maximum delta value within the time window a Reset Total pulse is generated. A variable first gain signal is increased on each Reset Delta pulse and decreased on each Reset Total pulse and limited to a value between predetermined maximum and minimum values.Type: GrantFiled: July 31, 2001Date of Patent: November 8, 2005Assignee: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo
-
Patent number: 6809602Abstract: A voltage controlled oscillator (VCO) is constructed using a series ring connection of an odd number K of logic inverters where K is greater than three. Each sequence of three of the logic inverters has voltage controlled feed-forward conduction circuit coupled in parallel. Each of the feed-forward circuits has the same phase between its input and output as the path it parallels. The control voltage of the feed-forward circuits operates to decrease the path delay of the logic inverters when they are conducting. Selectable inverters are connected in parallel with each logic inverter using a P and an N channel field effect transistor (FET). The N channel FET is controlled with a Mode signal and the P channel FET is controlled by a Modeb signal which is generated by inverting the Mode signal. The Mode and Modeb signals control the connection of the selectable inverters are in parallel with the logic inverters thus increasing the drive capability of the parallel combination of inverters.Type: GrantFiled: October 11, 2001Date of Patent: October 26, 2004Assignee: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo, Kevin J. Nowka
-
Patent number: 6753698Abstract: An I/O driver comprising: a circuit adapted to be powered by a first power supply. The circuit is adapted to receive a first signal referenced to the voltage of a second power supply and is adapted to convert the first signal to a second signal of the same logical value as the first signal and referenced to the voltage of the first power supply. The circuit is adapted to maintain the second signal on an output of the I/O driver when the second power supply is powered off.Type: GrantFiled: August 8, 2002Date of Patent: June 22, 2004Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Francis Chan, Kevin J. Nowka, Hongfei Wu
-
Publication number: 20040027163Abstract: An I/O driver comprising: a circuit adapted to be powered by a first power supply. The circuit is adapted to receive a first signal referenced to the voltage of a second power supply and is adapted to convert the first signal to a second signal of the same logical value as the first signal and referenced to the voltage of the first power supply. The circuit is adapted to maintain the second signal on an output of the I/O driver when the second power supply is powered off.Type: ApplicationFiled: August 8, 2002Publication date: February 12, 2004Applicant: International Business Machines CorporationInventors: Gary D. Carpenter, Francis Chan, Kevin J. Nowka, Hongfei Wu
-
Publication number: 20030071691Abstract: A voltage controlled oscillator (VCO) is constructed using a series ring connection of an odd number K of logic inverters where K is greater than three. Each sequence of three of the logic inverters has voltage controlled feed-forward conduction circuit coupled in parallel. Each of the feed-forward circuits has the same phase between its input and output as the path it parallels. The control voltage of the feed-forward circuits operates to decrease the path delay of the logic inverters when they are conducting. Selectable inverters are connected in parallel with each logic inverter using a P and an N channel field effect transistor (FET). The N channel FET is controlled with a Mode signal and the P channel FET is controlled by a Modeb signal which is generated by inverting the Mode signal. The Mode and Modeb signals control the connection of the selectable inverters are in parallel with the logic inverters thus increasing the drive capability of the parallel combination of inverters.Type: ApplicationFiled: October 11, 2001Publication date: April 17, 2003Applicant: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo, Kevin J. Nowka
-
Patent number: 6529082Abstract: A charge pump has two charge pump nodes. The first charge pump node has a first current source (CS) with a source terminal connected to a positive supply voltage and an output terminal connected to the first charge pump node with a P channel metal oxide silicon transistor (PFET) controlled by a first control signal. The first charge pump node is also connected to a second CS with a source terminal connected to the ground supply voltage and an output terminal connected to the second CS with an NFET controlled by a second control signal. The second charge pump node has a third CS with a source terminal connected to the positive supply voltage and an output terminal connected to the second charge pump node with a PFET controlled by a third control signal. The second charge pump node is also connected to a fourth CS with a source terminal connected to the ground supply voltage and an output terminal connected to the second CS with an NFET controlled by a fourth control signal.Type: GrantFiled: October 11, 2001Date of Patent: March 4, 2003Assignee: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo, Kevin J. Nowka
-
Publication number: 20030026372Abstract: A reference signal and a voltage controlled oscillator (VCO) output are compared for relative phase and frequency differences. A lead error signal is generated if the reference signal leads the VCO output and a lag error signal is generated if the reference signal lags the VCO output the lead and lag error may result from a combination for phase and frequency differences between the reference signal and the VCO output. A time window is used to sample the polarity of the lead and lag error signals by incrementing and decrementing a phase error signal. If the phase error signal reaches a threshold value within the time window, a Reset Delta pulse is generated and if the phase error signals does not reach the maximum delta value within the time window a Reset Total pulse is generated. A variable first gain signal is increased on each Reset Delta pulse and decreased on each Reset Total pulse and limited to a value between predetermined maximum and minimum values.Type: ApplicationFiled: July 31, 2001Publication date: February 6, 2003Applicant: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo
-
Patent number: 6515530Abstract: A phase locked loop (PLL) circuit uses a programmable frequency divider (PRFD) to generate a feedback clock from the PLL output clock. The PLL power supply voltage and a PLL reference current are generated by regulating the scalable logic supply voltage of the system in using regulator circuits. The PLL power supply voltage is regulated to a level lower than the lowest level of the scalable logic supply voltage used by the system. The PLL generates a PLL output clock whose frequency is higher than the highest frequency of operation of the system using the highest level of the scalable logic power supply voltage. The PLL output clock is divided is a second PRFD to generate a divided PLL clock. The PLL clock and a fixed auxiliary clock are selected in a glitch-free multiplexer (MUX) as the system clock for the system. The system clock frequency may be dynamically scaled by programming the divisor in the second PRFD dividing the PLL clock.Type: GrantFiled: October 11, 2001Date of Patent: February 4, 2003Assignee: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo, Kevin J. Nowka
-
Patent number: 6501304Abstract: A glitch-free clock selector selects between asynchronous clock signals. In one embodiment a select signal has two logic states corresponding to the two clock signals. A clock output signal is gated with a latched compare signal which compares a new select signal state to a stored current select signal state. A multiplexer (MUX) selects between the two clock signals in response to a select latch output signal. If the new and current select signals do not compare the clock output signal is forced to a logic zero by the output of a compare latch which latches the compare signal when the MUX output (present selected clock signal) goes to a logic zero. While the present clock signal is held low, the MUX switches to the new clock signal. The new clock signal (MUX output) latches the new select state as the current select state causing the new and current select signal to compare.Type: GrantFiled: October 11, 2001Date of Patent: December 31, 2002Assignee: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo, Kevin J. Nowka
-
Patent number: 6483888Abstract: A clock divider circuit receives a first clock signal and frequency divides the first clock signal to generate a second clock signal. The first and second clocks are inputs to multiplexer (MUX) that selects one of the clocks as the MUX output based on the state of a MUX control signal. The MUX output is combined with a latched Freeze clock signal in an AND gate to generate a clock output signal. The state of Bypass logic signal determines which clock signal is selected as the clock output signal. The Bypass logic signal is received in a latch circuit which latches the Bypass logic signal in two series latches one latch latching on the positive edge and one on the negative edge of the MUX output. The output of the second latch is latched in a third latch on when a NOR logic gate signals the first and second clock are concurrently at a logic zero assuring that the MUX output is changed only when both clocks are low. The clock output signal is gated with the latched Freeze clock signal in the AND logic gate.Type: GrantFiled: October 11, 2001Date of Patent: November 19, 2002Assignee: International Business Machines CorporationInventors: David W. Boerstler, Gary D. Carpenter, Hung C. Ngo, Kevin J. Nowka
-
Patent number: 5603041Abstract: A method and system are disclosed for reading data from an m-byte memory device utilizing a processor having an n-byte data bus, where m is less than or equal to n, which do not require the processor to support special bus cycles, bus select signals, or dynamic bus sizing. Responsive to an initiating signal from the processor to an interface controller, a plurality of data latches are initialized by a control signal. An address counter is also initialized. The memory device is activated by a control signal. Latching of data by one of the plurality of data latches is enabled. Data associated with an address indicated by the address counter is then latched from the memory device utilizing the enabled data latch. The address counter is incremented. The enabling, latching, and incrementing steps are repeated until n bytes of data are latched. When n bytes of data are latched, the processor is signaled that n bytes of data are valid to read.Type: GrantFiled: December 13, 1994Date of Patent: February 11, 1997Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Mark E. Dean
-
Patent number: 5548746Abstract: A system and method for protecting individual segments of a contiguous I/O address space on a system bus using the page access protection resources of a processor operating on a processor bus address space. The contiguous I/O address space is segmented and mapped by translation into the processor address space by distributing I/O segments non-contiguously among successive processor bus pages. Individual I/O address space segments, as may be associated with I/O ports, are protected directly by the processor through the selective enablement of page protection for correspondingly mapped ports.Type: GrantFiled: November 12, 1993Date of Patent: August 20, 1996Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Mark E. Dean, Marc R. Faucher, James C. Peterson, Howard C. Tanner
-
Patent number: 5287046Abstract: A method of operating bridge circuit for control of an inductive load is disclosed. The bridge circuit has a pair of input terminals for connection across a power source and a pair of output terminals for connection across the inductive load. Each arm of the bridge includes a transistor switch connecting an input terminal with an output terminal. Clamp circuits are connected to each pair of input and output terminals, taking inputs therefrom and responding to a transition through a predetermined voltage differential between the terminals for driving the transistor switch connecting the output terminal to the remaining input terminal, thereby limiting the output terminal to a predetermined voltage level.Type: GrantFiled: May 13, 1992Date of Patent: February 15, 1994Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Robert E. Jansen, Eugene F. Plutowski, John J. Stephenson
-
Patent number: 5177374Abstract: A power amplifier having a power MOS transistor output device. The gate drive for the power device is a bidirectional current source. In one form of the gate driver circuit, the bidirectional current source includes the capability of controlling the liimts of the gate current, which in turn controls the slew rate of the power amplifier.Type: GrantFiled: October 3, 1990Date of Patent: January 5, 1993Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Martin B. Lundberg
-
Patent number: 5128568Abstract: A timing circuit in which an output can be held at a certain level or state for a particular time after the circuit is enabled. The time is established by an external resistor and capacitor. The timing circuit is self-biasing to permit operation after associated power supplies have dropped to zero. The timing of the circuit is independent of supply voltage and substantially independent of temperature variations. The timing circuit includes a number of MOSFET's which are diode connected between two nodes, and another MOSFET having a gate and one conduction electrode connected across the two nodes. The voltage between the two nodes at the beginning of the timing interval is the sum of the threshold voltages of the diode connected MOSFET's. At the end of the timing interval, the voltage between the two nodes has fallen to the threshold voltage of the single MOSFET.Type: GrantFiled: October 3, 1990Date of Patent: July 7, 1992Assignee: International Business Machines Corp.Inventor: Gary D. Carpenter
-
Patent number: 5061902Abstract: The provision of shoot-through protection with means for producing a low impedance path from the gate of each power transistor to its source conduction electrode if the gate to source voltage at the other transistor is greater than a reference value. This additional circuitry permits the use of a desired driver circuit without modification, while preventing shoot-through whether from the driver signals or from high output voltage changes.Type: GrantFiled: October 3, 1990Date of Patent: October 29, 1991Assignee: International Business Machines Corp.Inventor: Gary D. Carpenter