Patents by Inventor Gary Dean Anderson
Gary Dean Anderson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8176339Abstract: A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having system wakeup capability is transferred between virtual machines. The power management event signal is connected to a service processor input that in turn signals a hypervisor to direct the wakeup activity to a particular logical partition in which the virtual machine was last executing. The hypervisor can then determine whether or not to wake up the entire system, or portions thereof and can direct the power management event to the appropriate virtual machine. In particular the peripheral may be an Ethernet adapter supporting Wake-On-LAN capability. State initialization, which is typically ensured by system power cycling is provided instead by controlling power to the standby power source or in some instances by forcing an indication of a disconnect/reconnect of the wakeup signaling connection.Type: GrantFiled: August 17, 2007Date of Patent: May 8, 2012Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Hoa Cong Nguyen, Thoi Nguyen
-
Patent number: 7992023Abstract: A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having system wakeup capability is transferred between virtual machines. The power management event signal is connected to a service processor input that in turn signals a hypervisor to direct the wakeup activity to a particular logical partition in which the virtual machine was last executing. The hypervisor can then determine whether or not to wake up the entire system, or portions thereof and can direct the power management event to the appropriate virtual machine. In particular the peripheral may be an Ethernet adapter supporting Wake-On-LAN capability. State initialization, which is typically ensured by system power cycling is provided instead by controlling power to the standby power source or in some instances by forcing an indication of a disconnect/reconnect of the wakeup signaling connection.Type: GrantFiled: December 20, 2007Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Hoa Cong Nguyen, Thoi Nguyen
-
Patent number: 7886192Abstract: A system and method for fast system recovery that bypasses diagnostic routines by disconnecting failed hardware from the system before rebooting. Failed hardware and hardware that will be affected by removal of the failed hardware of the system are disconnected from the system. The system is restarted, and because the failed hardware is disconnected, diagnostic routines may safely be eliminated from the reboot process.Type: GrantFiled: June 30, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Sheldon Ray Bailey, Wayne Allan Britson, Alongkorn Kitamorn, Michael Alan Kobler
-
Patent number: 7657730Abstract: In response to the start of an initialization sequence at a service processor, if power to a main processor was interrupted at a most-recent time that an operating system executed on the main processor, power to the main processor is turned on, the operating system is started executing on the main processor, data from the non-volatile memory of the service processor is provided to the operating system, and the service processor is reset, which restarts the initialization sequence. If the power to the main processor was not interrupted at the most-recent time that the operating system executed on the main processor, and if the operating system is currently executing on the main processor, a monitoring function is started in the service processor, which monitors for errors at a computer system.Type: GrantFiled: July 7, 2006Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Salim Ahmed Agha, Gary Dean Anderson, Wayne Allan Britson, Brent William Jacobs, William Thomas Truskowski
-
Patent number: 7536493Abstract: The aspects of the present invention provide a computer implemented method, an apparatus, and a computer usable program code for identifying a service processor with current setting information. First stored information for a service processor is retrieved from a first memory in the first service processor. Second stored information for the service processor is retrieved from a second memory in a data processing system to which the service processor is connected. The first stored information is compared with the second stored information to form a comparison as to whether the service processor was previously connected to the data processing system and to determine whether the service processor was a last service processor to fully communicate with system firmware in the data processing system. The service processor has current setting information if the service processor was previously connected to the data processing system and was the last service processor to fully communicate with the system firmware.Type: GrantFiled: April 12, 2006Date of Patent: May 19, 2009Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Joseph Donald Armstrong, Brent William Jacobs, Ajay Kumar Mahajan
-
Publication number: 20080256388Abstract: A system and method for fast system recovery that bypasses diagnostic routines by disconnecting failed hardware from the system before rebooting. Failed hardware and hardware that will be affected by removal of the failed hardware of the system are disconnected from the system. The system is restarted, and because the failed hardware is disconnected, diagnostic routines may safely be eliminated from the reboot process.Type: ApplicationFiled: June 30, 2008Publication date: October 16, 2008Applicant: International Business Machines CorporationInventors: Gary Dean Anderson, Sheldon Ray Bailey, Wayne Allan Britson, Alongkorn Kitamorn, Michael Alan Kobler
-
Publication number: 20080201710Abstract: A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having system wakeup capability is transferred between virtual machines. The power management event signal is connected to a service processor input that in turn signals a hypervisor to direct the wakeup activity to a particular logical partition in which the virtual machine was last executing. The hypervisor can then determine whether or not to wake up the entire system, or portions thereof and can direct the power management event to the appropriate virtual machine. In particular the peripheral may be an Ethernet adapter supporting Wake-On-LAN capability. State initialization, which is typically ensured by system power cycling is provided instead by controlling power to the standby power source or in some instances by forcing an indication of a disconnect/reconnect of the wakeup signaling connection.Type: ApplicationFiled: August 17, 2007Publication date: August 21, 2008Inventors: Gary Dean Anderson, Hoa Cong Nguyen, Thoi Nguyen
-
Patent number: 7415634Abstract: A system and method for fast system recovery that bypasses diagnostic routines by disconnecting failed hardware from the system before rebooting. Failed hardware and hardware that will be affected by removal of the failed hardware of the system are disconnected from the system. The system is restarted, and because the failed hardware is disconnected, diagnostic routines may safely be eliminated from the reboot process.Type: GrantFiled: March 25, 2004Date of Patent: August 19, 2008Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Sheldon Ray Bailey, Wayne Allan Britson, Alongkorn Kitamorn, Michael Alan Kobler
-
Patent number: 7356619Abstract: A method, apparatus, and computer instructions for managing a set of I/O subsystems. Previously stored I/O subsystem information is compared to current I/O subsystem information collected from the set of I/O subsystems. The I/O subsystem information includes addresses associated with unique identifiers. Information in the set of subsystems is recorrelated if a mismatch is present between the previously stored I/O subsystem information and the current I/O subsystem information in the set of subsystems.Type: GrantFiled: May 9, 2002Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Richard Jamie Knight, Jayeshkumar M. Patel
-
Patent number: 7346792Abstract: A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having system wakeup capability is transferred between virtual machines. The power management event signal is connected to a service processor input that in turn signals a hypervisor to direct the wakeup activity to a particular logical partition in which the virtual machine was last executing. The hypervisor can then determine whether or not to wake up the entire system, or portions thereof and can direct the power management event to the appropriate virtual machine. In particular the peripheral may be an Ethernet adapter supporting Wake-On-LAN capability. State initialization, which is typically ensured by system power cycling is provided instead by controlling power to the standby power source or in some instances by forcing an indication of a disconnect/reconnect of the wakeup signaling connection.Type: GrantFiled: August 12, 2004Date of Patent: March 18, 2008Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Hoa Cong Nguyen, Thoi Nguyen
-
Publication number: 20080010445Abstract: In response to the start of an initialization sequence at a service processor, if power to a main processor was interrupted at a most-recent time that an operating system executed on the main processor, power to the main processor is turned on, the operating system is started executing on the main processor, data from the non-volatile memory of the service processor is provided to the operating system, and the service processor is reset, which restarts the initialization sequence. If the power to the main processor was not interrupted at the most-recent time that the operating system executed on the main processor, and if the operating system is currently executing on the main processor, a monitoring function is started in the service processor, which monitors for errors at a computer system.Type: ApplicationFiled: July 7, 2006Publication date: January 10, 2008Inventors: Salim Ahmed Agha, Gary Dean Anderson, Wayne Allan Britson, Brent William Jacobs, William Thomas Truskowski
-
Patent number: 7254652Abstract: The present invention provides a method and computer program product for reading an encoded cable speed/length value contained within an interconnection cable to set the interconnection speed of two or more components connected by the interconnection cable within a computing environment. This method detects changes to the cable connections within the I/O fabric of the computing environment, and autonomically reconfigures the connected components to enable the interconnected devices to communicate at the maximum effective bandwidth, based on the length of the interconnection cables utilized.Type: GrantFiled: September 30, 2003Date of Patent: August 7, 2007Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, David Alan Bailey, Peter Rudolf Keller, Diane Lacey Knipfer
-
Patent number: 7085948Abstract: A method, apparatus and computer program product are provided for implementing time synchronization correction in computer systems. A service processor includes a battery-backed hardware clock, and a hypervisor includes a hypervisor system clock. A common timer resource is accessible by the hypervisor and the service processor. To synchronize the battery-backed hardware clock and the hypervisor system clock, the common timer resource is used to measure the latency in the communication medium between the hypervisor and the service processor. The latency is then added onto the time value received in time of day messages between the hypervisor and the service processor for time synchronization correction in the computer systems.Type: GrantFiled: April 24, 2003Date of Patent: August 1, 2006Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Adam Charles Lange-Pearson, Thomas Joseph Warne
-
Publication number: 20040215992Abstract: A method, apparatus and computer program product are provided for implementing time synchronization correction in computer systems. A service processor includes a battery-backed hardware clock, and a hypervisor includes a hypervisor system clock. A common timer resource is accessible by the hypervisor and the service processor. To synchronize the battery-backed hardware clock and the hypervisor system clock, the common timer resource is used to measure the latency in the communication medium between the hypervisor and the service processor. The latency is then added onto the time value received in time of day messages between the hypervisor and the service processor for time synchronization correction in the computer systems.Type: ApplicationFiled: April 24, 2003Publication date: October 28, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gary Dean Anderson, Adam Charles Lange-Pearson, Thomas Joseph Warne
-
Publication number: 20030212823Abstract: A method, apparatus, and computer instructions for managing a set of I/O subsystems. Previously stored I/O subsystem information is compared to current I/O subsystem information collected from the set of I/O subsystems. The I/O subsystem information includes addresses associated with unique identifiers. Information in the set of subsystems is recorrelated if a mismatch is present between the previously stored I/O subsystem information and the current I/O subsystem information in the set of subsystems.Type: ApplicationFiled: May 9, 2002Publication date: November 13, 2003Applicant: International Business Machines CorporationInventors: Gary Dean Anderson, Richard Jamie Knight, Jayeshkumar M. Patel
-
Patent number: 6338119Abstract: A method and apparatus for improving direct memory access and cache performance utilizing a special Input/Output or “I/O” page, defined as having a large size (e.g., 4 Kilobytes or 4 Kb), but with distinctive cache line characteristics. For Direct Memory Access (DMA) reads, the first cache line in the I/O page may be accessed, by a Peripheral Component Interconnect (PCI) Host Bridge, as a cacheable read and all other lines are non-cacheable access (DMA Read with no intent to cache). For DMA writes, the PCI Host Bridge accesses all cache lines as cacheable. The PCI Host Bridge maintains a cache snoop granularity of the I/O page size for data, which means that if the Host Bridge detects a store (invalidate) type system bus operation on any cache line within an I/O page, cached data within that page is invalidated, the Level 1 and Level 2 ((L1/L2) caches continue to treat all cache lines in this page as cacheable).Type: GrantFiled: March 31, 1999Date of Patent: January 8, 2002Assignee: International Business Machines CorporationInventors: Gary Dean Anderson, Ronald Xavier Arroyo, Bradly George Frey, Guy Lynn Guthrie