Patents by Inventor Gary K. Yeap
Gary K. Yeap has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11816407Abstract: Methods and systems are described herein relate to automatic channel identification of high-bandwidth memory channels and subchannel generation. An HBM channel identification system may perform a sequence of operations to identify HBM channels within a netlist of an interposer: channel dimension prediction, channel bounding box prediction, channel orientation derivation, subchannel partition, and subchannel routing region creation. In one example, an HBM channel identification method includes identifying candidate nets within a netlist. A bounding box that includes one or more nets of the candidate nets is determined. Once the bounding box is determined, the orientation of the box is determined and used to determine a pattern of bumps within the bounding box. Finally, a subchannel is generated based on the pattern of bumps.Type: GrantFiled: August 19, 2021Date of Patent: November 14, 2023Assignee: Synopsys, Inc.Inventors: Xun Liu, Gary K. Yeap
-
Patent number: 10922467Abstract: A computer implemented method for designing a circuit is presented. The method includes forming, using the computer, a multitude of cells. Each cell is characterized by a multitude of first shapes extending along a first direction. Each first shape is spaced, along a second direction substantially orthogonal to the first direction, from a neighboring first shape in accordance with a first pitch. Each cell is further characterized by a cell origin including a first cell coordinate associated with the second direction. The first cell coordinate is assigned in accordance with an integer multiple of the first pitch when the computer is invoked to form the multitude of cells representing the circuit.Type: GrantFiled: July 10, 2019Date of Patent: February 16, 2021Assignee: SYNOPSYS, INC.Inventors: Bohai Liu, Gang Ni, Chunlei Zhu, Gary K. Yeap
-
Patent number: 10817636Abstract: A computer implemented method for designing a circuit is presented. The method includes forming, using the computer, a multitude of cells, each cell characterized by at least first and second boundaries positioned along a first direction, and a plurality of first shapes extending along the first direction. Each first shape is spaced, along a second direction substantially orthogonal to the first direction, from a neighboring first shape in accordance with a first pitch. The first and second boundaries are further positioned in accordance with an integer multiple of the first pitch when the computer is invoked to form the plurality of cells representing the circuit.Type: GrantFiled: October 27, 2015Date of Patent: October 27, 2020Assignee: SYNOPSYS, INC.Inventors: Bohai Liu, Gang Ni, Chunlei Zhu, Gary K. Yeap
-
Publication number: 20190332737Abstract: A computer implemented method for designing a circuit is presented. The method includes forming, using the computer, a multitude of cells. Each cell is characterized by a multitude of first shapes extending along a first direction. Each first shape is spaced, along a second direction substantially orthogonal to the first direction, from a neighboring first shape in accordance with a first pitch. Each cell is further characterized by a cell origin including a first cell coordinate associated with the second direction. The first cell coordinate is assigned in accordance with an integer multiple of the first pitch when the computer is invoked to form the multitude of cells representing the circuit.Type: ApplicationFiled: July 10, 2019Publication date: October 31, 2019Inventors: Bohai Liu, Gang Ni, Chunlei Zhu, Gary K. Yeap
-
Publication number: 20160125116Abstract: A computer implemented method for designing a circuit is presented. The method includes forming, using the computer, a multitude of cells, each cell characterized by at least first and second boundaries positioned along a first direction, and a plurality of first shapes extending along the first direction. Each first shape is spaced, along a second direction substantially orthogonal to the first direction, from a neighboring first shape in accordance with a first pitch. The first and second boundaries are further positioned in accordance with an integer multiple of the first pitch when the computer is invoked to form the plurality of cells representing the circuit.Type: ApplicationFiled: October 27, 2015Publication date: May 5, 2016Inventors: Bohai LIU, Gang Ni, Chunlei Zhu, Gary K. Yeap
-
Patent number: 8726215Abstract: A method for generating legal colorable multiple patterning standard cell placement is provided. In this method, a standard cell library including color information can be accessed. For each standard cell, edge labels can be assigned based on colors of objects within a predetermined distance from each edge. A truth table, which indicates legal spacing between pairs of standard cells based on their edge labels, can be accessed. A plurality of standard cells of a design can then be placed based on the truth table.Type: GrantFiled: August 2, 2011Date of Patent: May 13, 2014Assignee: Synopsys, Inc.Inventors: John Jung Lee, Gary K. Yeap, Renata Zaliznyak, Paul David Friedberg
-
Patent number: 8392870Abstract: A method of generating optimized input/output (IO) pair and inter-chip connection combinations for two chips is described. In this method, first and second designs for two chips can be specified. Then inter-chip signals based on the first and second designs can be specified. IO pairs for the first and second chips can be determined based on the inter-chip signals. At this point, electrical contacts between micro-bumps (MBs) of the first and second chips can be formed. Inter-chip paths with through-silicon-vias (TSVs) and MBs of the first and second chips can also be formed. At this point, the costs of assigning the IO pairs to the inter-chip paths can be determined. A cost matrix can be built based on these costs. A bipartite matching algorithm can be applied to the cost matrix to determine the optimized IO pair and inter-chip path combinations.Type: GrantFiled: February 1, 2011Date of Patent: March 5, 2013Assignee: Synopsys, Inc.Inventors: Yifan Zhang, Gary K. Yeap, Yonghua Liao, Dalei Wang
-
Publication number: 20130036397Abstract: A method for generating legal colorable multiple patterning standard cell placement is provided. In this method, a standard cell library including color information can be accessed. For each standard cell, edge labels can be assigned based on colors of objects within a predetermined distance from each edge. A truth table, which indicates legal spacing between pairs of standard cells based on their edge labels, can be accessed. A plurality of standard cells of a design can then be placed based on the truth table.Type: ApplicationFiled: August 2, 2011Publication date: February 7, 2013Applicant: Synopsys, Inc.Inventors: John Jung Lee, Gary K. Yeap, Renata Zaliznyak, Paul David Friedberg
-
Publication number: 20120198409Abstract: A method of generating optimized input/output (IO) pair and inter-chip connection combinations for two chips is described. In this method, first and second designs for two chips can be specified. Then inter-chip signals based on the first and second designs can be specified. IO pairs for the first and second chips can be determined based on the inter-chip signals. At this point, electrical contacts between micro-bumps (MBs) of the first and second chips can be formed. Inter-chip paths with through-silicon-vias (TSVs) and MBs of the first and second chips can also be formed. At this point, the costs of assigning the IO pairs to the inter-chip paths can be determined. A cost matrix can be built based on these costs. A bipartite matching algorithm can be applied to the cost matrix to determine the optimized IO pair and inter-chip path combinations.Type: ApplicationFiled: February 1, 2011Publication date: August 2, 2012Applicant: Synopsys, Inc.Inventors: Yifan Zhang, Gary K. Yeap, Yonghua Liao, Dalei Wang
-
Patent number: 7937677Abstract: Full-chip scan data can be advantageously used during design planning to minimize top-level scan wires and scan feedthroughs. The scan cells can be reordered using a modified cost function to promote connecting all scan cells in one plan group before crossing to a scan cell in another plan group. The modified cost function can take into account penalty parameters. The penalty parameters can include at least one of: membership in a plan group or a top-level physical hierarchy, size of a plan group, FLOATING/ORDERED scan element in scan data, location of endpoints of an ORDERED list, location of endpoints of a macro, and membership in a plan group containing a STOP point. Scan data, at the block-level and at the top-level, can be automatically updated to reflect the plan groups and optimized scan chains.Type: GrantFiled: May 19, 2008Date of Patent: May 3, 2011Assignee: Synopsys, Inc.Inventors: Hung-Chun Chien, Ben Mathew, Padmashree Takkars, Bang Liu, Chang-Wei Tai, Xiao-Ming Xiong, Gary K. Yeap
-
Publication number: 20090288045Abstract: Full-chip scan data can be advantageously used during design planning to minimize top-level scan wires and scan feedthroughs. The scan cells can be reordered using a modified cost function to promote connecting all scan cells in one plan group before crossing to a scan cell in another plan group. The modified cost function can take into account penalty parameters. The penalty parameters can include at least one of: membership in a plan group or a top-level physical hierarchy, size of a plan group, FLOATING/ORDERED scan element in scan data, location of endpoints of an ORDERED list, location of endpoints of a macro, and membership in a plan group containing a STOP point. Scan data, at the block-level and at the top-level, can be automatically updated to reflect the plan groups and optimized scan chains.Type: ApplicationFiled: May 19, 2008Publication date: November 19, 2009Applicant: Synopsys, Inc.Inventors: Hung-Chun Chien, Ben Mathew, Padmashree Takkars, Bang Liu, Chang-Wei Tai, Xiao-Ming Xiong, Gary K. Yeap
-
Patent number: 6961916Abstract: The present invention, generally speaking, provides a placement method for the physical design of integrated circuits in which natural topological feature clusters (topo-clusters) are discovered and exploited during the placement process. Topo-clusters may be formed based on various criteria including, for example, functional similarity, proximity (in terms of number of nets), and genus. Genus refers to a representation of a netlist in terms of a number of planar netlists—netlists in which no crossing of nets occurs. Topo-clusters drive initial placement, with all of the gates of a topo-cluster being placed initially in a single bin of the placement layout or within a group of positionally-related bins. The portion of a topo-cluster placed within a given bin is called a quanto-cluster. An iterative placement refinement process then follows, using a technique referred to herein as Geometrically-Bounded FM (GBFM), and in particular Dual GBFM.Type: GrantFiled: May 1, 2002Date of Patent: November 1, 2005Assignee: Synopsys, Inc.Inventors: Majid Sarrafzadeh, Lawrence Pileggi, Sharad Malik, Feroze Peshotan Taraporevala, Abhijeet Chakraborty, Gary K. Yeap, Salil R. Raje, Lilly Shieh, Douglas B. Boyle, Dennis Yamamoto
-
Publication number: 20020138816Abstract: The present invention, generally speaking, provides a placement method for the physical design of integrated circuits in which natural topological feature clusters (topo-clusters) are discovered and exploited during the placement process. Topo-clusters may be formed based on various criteria including, for example, functional similarity, proximity (in terms of number of nets), and genus. Genus refers to a representation of a netlist in terms of a number of planar netlists—netlists in which no crossing of nets occurs. Topo-clusters drive initial placement, with all of the gates of a topo-cluster being placed initially in a single bin of the placement layout or within a group of positionally-related bins. The portion of a topo-cluster placed within a given bin is called a quanto-cluster. An iterative placement refinement process then follows, using a technique referred to herein as Geometrically-Bounded FM (GBFM), and in particular Dual GBFM.Type: ApplicationFiled: May 1, 2002Publication date: September 26, 2002Inventors: Majid Sarrafzadeh, Lawrence Pileggi, Sharad Malik, Feroze Peshotan Taraporevala, Abhijeet Chakraborty, Gary K. Yeap, Salil R. Raje, Lilly Shieh, Douglas B. Boyle, Dennis Yamamoto
-
Patent number: 6442743Abstract: The disclosure describes a placement method for the physical design of integrated circuits in which natural topological feature clusters are discovered and exploited during the placement process is disclosed. Topo-clusters drive initial placement, with all of the gates of a topo-cluster being placed initially in a single bin of the placement layout or within a group of positionally-related bins. An iterative placement refinement process is done using a technique referred to as Dual Geometrically-Bounded FM (GBFM). GBFM is applied on a local basis to windows encompassing a number of bins. From iteration to iteration, windows may shift position and vary in size. When a region bounded by a window meets a specified cost threshold in terms of a specified cost function, that region stops participating. Following the foregoing global placement process the circuit is then ready for detailed placement in which cells are assigned to placement rows.Type: GrantFiled: June 12, 1998Date of Patent: August 27, 2002Assignee: Monterey Design SystemsInventors: Majid Sarrafzadeh, Lawrence Pileggi, Sharad Malik, Feroze Peshotan Taraporevala, Abhijeet Chakraborty, Gary K. Yeap, Salil R. Raje, Lilly Shieh, Douglas B. Boyle, Dennis Yamamoto
-
Patent number: 6385760Abstract: A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit performance and routing area.Type: GrantFiled: June 12, 1998Date of Patent: May 7, 2002Assignee: Monterey Design Systems, Inc.Inventors: Lawrence Pileggi, Majid Sarrafzadeh, Gary K. Yeap, Feroze Peshotan Taraporevala, Tong Gao, Douglas B. Boyle
-
Publication number: 20010047507Abstract: A design tool for integrated circuits includes a placement tool which places logic gates and interconnect components concurrently. Probabilistic interconnect models are used to represent the collection of possible interconnect routings that provide acceptable circuit performance and routing area.Type: ApplicationFiled: June 12, 1998Publication date: November 29, 2001Inventors: LAWRENCE PILEGGI, MAJID SARRAFZADEH, GARY K. YEAP, FEROZE PESHOTAN TARAPOREVALA, TONG GAO, DOUGLAS B. BOYLE
-
Patent number: 6286128Abstract: A method for design optimization using logical and physical information is provided. In one embodiment, a method for design optimization using logical and physical information, includes receiving a behavioral description of an integrated circuit or a portion of an integrated circuit, optimizing placement of circuit elements in accordance with a first cost function, and optimizing logic of the circuit elements in accordance with a second cost function, in which the optimizing placement of the circuit elements and the optimizing logic of the circuit elements are performed concurrently. The method can further include optimizing routing in accordance with a third cost function, in which the optimizing routing, the optimizing placement of the circuit elements, and the optimizing logic of the circuit elements are performed concurrently.Type: GrantFiled: June 12, 1998Date of Patent: September 4, 2001Assignee: Monterey Design Systems, Inc.Inventors: Lawrence Pileggi, Majid Sarrafzadeh, Sharad Malik, Abhijeet Chakraborty, Archie Li, Robert Eugene Shortt, Christopher Dunn, David Gluss, Dennis Yamamoto, Dinesh Gaitonde, Douglas B. Boyle, Emre Tuncer, Eric McCaughrin, Feroze Peshotan Taraporevala, Gary K. Yeap, James S. Koford, Joseph T. Rahmeh, Lilly Shieh, Salil R. Raje, Sam Jung Kim, Satamurthy Pullela, Yau-Tsun Steven Li, Tong Gao
-
Patent number: 6192508Abstract: This invention recognizes the ability of logic optimization to help placement relieve congestion. Different types of logic optimizations are used to help placement relieve congestion. In one type of optimization, the speed of parts of the circuit is improved by selecting faster cells. In another type of optimization, the topology of the circuit is changed such that placement can now move cells, which could not have been moved before, to reduce congestion and thus enable routing. A distinguishing feature of this methodology is that it not only uses the placement information for interconnection delay/area estimates during logic optimization, but also uses logic optimization to aid the physical placement steps by providing support to placement so that the congestion of the circuit is improved. The aim is to avoid getting into a situation where the placed circuit cannot be routed.Type: GrantFiled: June 12, 1998Date of Patent: February 20, 2001Assignee: Monterey Design SystemsInventors: Sharad Malik, Lawrence Pileggi, Abhijeet Chakraborty, Gary K. Yeap, Douglas B. Boyle
-
Patent number: 5825644Abstract: A method for encoding a state machine includes performing a state transition probability analysis (11) to identify hot states (12) and cold states. Then hot (13) and cold (14) states are encoded. The encoding minimizes the expected bit flip (EBF). In addition, a local encoding exploration may be performed to further optimize the encoding of the state machine for area and power consumption. The local encoding exploration preserves the EBF.Type: GrantFiled: March 4, 1996Date of Patent: October 20, 1998Assignee: Motorola, Inc.Inventor: Gary K. Yeap
-
Patent number: 5673420Abstract: A method of generating power vectors to calculate power dissipation for a circuit cell is provided. The method involves formulating the Boolean equations (30) that describe the logical operation for a circuit cell (10). Primitive power vectors that cause an output to transition are generated (32) using Boolean difference functions. Internal power vectors that cause an internal node to transition without transitioning the output are generated (34) using Boolean difference functions. Static power vectors with all possible steady state inputs are also generated (36). The power vectors are minimized (38) to eliminate redundant vectors. The resulting power vectors can be used in a circuit simulation in evaluating (40) the power dissipation of a designed logic circuit.Type: GrantFiled: August 26, 1996Date of Patent: September 30, 1997Assignee: Motorola, Inc.Inventors: Alberto J. Reyes, Gary K. Yeap, James P. Garvey