Patents by Inventor Gary L Brown
Gary L Brown has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8570076Abstract: A parallel path frequency divider (PPFD) includes a low power frequency divider and a high speed latch. A first portion of an oscillating input signal present on an input node of the PPFD is communicated to the divider and a second portion is communicated to the latch. The divider generates a frequency divided enable signal that is communicated to the latch. The latch generates a divided down output signal based on the oscillating input signal and the enable signal. The output signal is insensitive to phase noise present on the enable signal as long as the phase noise on the enable signal is less than one-half of the period of oscillation of the oscillating input signal. Because the noise generated by the low power frequency divider is not propagated to the output signal generated by the PPFD, the PPFD generates low noise, frequency divided signals with relatively low power consumption.Type: GrantFiled: July 1, 2010Date of Patent: October 29, 2013Assignee: Qualcomm IncorporatedInventors: Gary L. Brown, Alberto Cicalini, Dongjiang Qiao
-
Publication number: 20120001666Abstract: A parallel path frequency divider (PPFD) includes a low power frequency divider and a high speed latch. A first portion of an oscillating input signal present on an input node of the PPFD is communicated to the divider and a second portion is communicated to the latch. The divider generates a frequency divided enable signal that is communicated to the latch. The latch generates a divided down output signal based on the oscillating input signal and the enable signal. The output signal is insensitive to phase noise present on the enable signal as long as the phase noise on the enable signal is less than one-half of the period of oscillation of the oscillating input signal. Because the noise generated by the low power frequency divider is not propagated to the output signal generated by the PPFD, the PPFD generates low noise, frequency divided signals with relatively low power consumption.Type: ApplicationFiled: July 1, 2010Publication date: January 5, 2012Applicant: QUALCOMM INCORPORATEDInventors: Gary L. Brown, Alberto Cicalini, Dongjiang Qiao
-
Patent number: 7216220Abstract: A microprocessor including memory storage into which ISA customer code routines can be stored after having been decoded into their machine-native microinstructions. The customer code store is not subject to eviction and the like, as a cache memory would be. ISA level code can specify a routine for storage into the customer code store, at a time prior to its execution. The customer code store thus serves as a write-once execute-many library of pre-decoded routines which ISA level applications can subsequently use, permitting a system manufacturer to create a highly customized and optimized system.Type: GrantFiled: July 14, 2004Date of Patent: May 8, 2007Assignee: Stexar Corp.Inventors: Gary L Brown, Christopher S. Jones, Darrell D. Boggs
-
Patent number: 6864573Abstract: A two piece electronic component heat sink and device package comprising a first piece configured to retain electronic components, and a second piece having a hinge region configured to moveably connect the second piece to the first piece, and a snap lock region opposite the hinge region, the snap lock region configured to secure the second piece to the first piece. A two piece electronic component heat sink and device package for a circuit board comprising: a first piece having an index slot for retaining said circuit board, and a second piece having a hinge region configured to pivotably connect the second piece and the first piece, and a snap lock region configured to secure the second piece to the first piece.Type: GrantFiled: May 6, 2003Date of Patent: March 8, 2005Assignee: DaimlerChrysler CorporationInventors: Michael F Robertson, Gary L Brown
-
Publication number: 20040222517Abstract: A two piece electronic component heat sink and device package comprising a first piece configured to retain electronic components, and a second piece having a hinge region configured to moveably connect the second piece to the first piece, and a snap lock region opposite the hinge region, the snap lock region configured to secure the second piece to the first piece. A two piece electronic component heat sink and device package for a circuit board comprising: a first piece having an index slot for retaining said circuit board, and a second piece having a hinge region configured to pivotably connect the second piece and the first piece, and a snap lock region configured to secure the second piece to the first piece.Type: ApplicationFiled: May 6, 2003Publication date: November 11, 2004Inventors: Michael F. Robertson, Gary L. Brown
-
Patent number: 5867701Abstract: A system for inserting a supplemental micro-operation sequence into a macroinstruction-generated micro-operation flow provides a versatile, flexible mechanism for early pipeline stages of a microprocessor to pass control signals, data, and other information to later pipeline stages. The mechanism is useful to maintain precise timing of a fault model in pipelined processors. A method includes the step of detecting the occurrence of a predetermined uop-inserting event and, responsive thereto, generating a control signal to a uop insertion unit. Responsive thereto, the uop insertion unit supplies signals to a decoder which, responsive thereto, decodes the signal encoded within the signal to provide the inserted uop sequence, which is inserted in a position within the macroinstruction-generated micro-operation flow predetermined by the uop-inserting event.Type: GrantFiled: September 24, 1997Date of Patent: February 2, 1999Assignee: Intel CorporationInventors: Gary L. Brown, R. Guru Prasadh
-
Patent number: 5822555Abstract: A circuit and method for supplying and aligning a block of multiple variable length macro instructions to an instruction buffer. Only one cycle is required to align and rotate the block of instruction code. A last byte vector of the instruction code in the instruction buffer is scanned from the last byte in a direction from back to front, thereby saving time. Rotating begins immediately so that a next block of instruction code is available in a next cycle. The block is stored in the instruction buffer after all macroinstructions therein have been steered to the decoder.Type: GrantFiled: September 20, 1996Date of Patent: October 13, 1998Assignee: Intel CorporationInventors: Gary L. Brown, Donald D. Parker
-
Patent number: 5758116Abstract: A circuit and method for supplying output length marks indicative of the first bytes and last bytes of instructions in a block of instruction code to an instruction decoder. A block of instruction code is input to an input buffer. A plurality of programmable logic arrays (PLAs) is coupled to receive predetermined sets of bytes from the input buffer and to provide instruction information at an output. The output of the PLAs is coupled to fast carry chain circuitry, which serially processes the information from the PLAs and provides a START mark upon each finding of a first byte of an instruction and an END mark upon each finding of a last byte of an instruction. Length information is provided to wraparound logic for length calculations spanning into the next input buffer of instruction code. A FCC latch latches the output length marks from the fast carry chain circuitry and provides an output to the instruction decoder.Type: GrantFiled: September 30, 1994Date of Patent: May 26, 1998Assignee: Intel CorporationInventors: Chan W. Lee, Gary L. Brown, Adrian L. Carbine, Ashwani Kumar Gupta
-
Patent number: 5673427Abstract: A micro-operation queue for holding a plurality of micro-operations supplied simultaneously by a decoder. A plurality of packing multiplexers are coupled to receive the plurality of micro-operations, and valid bits associated therewith, and to provide packed micro-operation data output in which the valid micro-operations are positioned in adjacent outputs, thereby removing all empty slots. A FIFO queue receives the packed data, in responsive to valid micro-operations, stores the valid micro-operations starting with the next available empty queue location. An embodiment described in which the FIFO queue includes a circular queue with a plurality of entries.Type: GrantFiled: July 3, 1996Date of Patent: September 30, 1997Assignee: Intel CorporationInventors: Gary L. Brown, Adrian L. Carbine, Donald D. Parker
-
Patent number: 5668985Abstract: A split queue system for a decoder that supplies one or more micro-operations and data associated with the micro-operations. A main queue is coupled to receive one or more micro-operations from the decoder, and supply it to a next processing stage to provide a process micro-operation. A shadow queue is coupled to receive data associated with the micro-operation, in the same cycle that the micro-operation is supplied to the main queue. A control circuit is coupled to the main queue for issuing micro-operation from the main queue into the next processing stage in a first cycle, and in a second cycle issuing, the micro-operation therefrom. Also in the second cycle, the control circuit issues the data associated with the micro-operation from the shadow queue, so that the data is synchronized with its associated processed micro-operation.Type: GrantFiled: March 1, 1994Date of Patent: September 16, 1997Assignee: Intel CorporationInventors: Adrian L. Carbine, Gary L. Brown, Bradley D. Hoyt, Donald D. Parker, Rajesh Kumar
-
Patent number: 5630083Abstract: A decoder for decoding multiple instructions in parallel, including a full decoder that can decode an instruction into multiple micro-operations, and a partial decoder that can decode a subset of the full instruction set.Type: GrantFiled: July 3, 1996Date of Patent: May 13, 1997Assignee: Intel CorporationInventors: Adrian L. Carbine, Gary L. Brown, Donald D. Parker
-
Patent number: 5600806Abstract: A circuit and method for supplying and aligning a block of multiple variable length macro instructions to an instruction buffer. Only one cycle is required to align and rotate the block of instruction code. A last byte vector of the instruction code in the instruction buffer is scanned from the last byte in a direction from back to front, thereby saving time. Rotating begins immediately so that a next block of instruction code is available in a next cycle. The block is stored in the instruction buffer after all macroinstructions therein have been steered to the decoder.Type: GrantFiled: March 1, 1994Date of Patent: February 4, 1997Assignee: Intel CorporationInventors: Gary L. Brown, Donald D. Parker
-
Patent number: 5586277Abstract: A circuit and method for simultaneously steering multiple aligned macroinstructions from an instruction buffer to a decoder that receives and decodes multiple macroinstructions in parallel. A first macroinstruction is supplied to a first decoder by steering a first predetermined number of bytes following the first buffer byte. A second macroinstruction is supplied by scanning a first opcode byte vector to locate a first opcode byte, and then steering a second predetermined number of bytes beginning at said first opcode to a second decoder. Operations to locate the first byte of each of the macroinstructions and to steer them to the decoders are accomplished in one cycle. If said macroinstruction cannot be decoded by said second decoder, then it is resteered to the first decoder. Steering and resteering operations continue until all complete macroinstructions within the instruction buffer have been accepted by the decoders.Type: GrantFiled: June 7, 1995Date of Patent: December 17, 1996Assignee: Intel CorporationInventors: Gary L. Brown, Donald D. Parker
-
Patent number: 5581717Abstract: Decoding circuitry and a method supplying an immediate field that is issued from a decoder. A macroinstruction is supplied to the decoding circuit, which generates a first micro-operation that includes a first aliasing field and a first immediate field. The first aliasing field indicates the source of the micro-operation that will eventually be issued from the decoder. If the source is the first immediate field, then the alias field is further examined to determine the interpretation to be placed upon the data. The data may be interpreted literally, or as an address into a constant ROM, thereby providing an ability to output wide, 32-bit immediate data from a narrower, 9-bit input addresses. Additional sources for immediate data include macro-alias registers, macro-branch information, and micro-branch information.Type: GrantFiled: March 1, 1994Date of Patent: December 3, 1996Assignee: Intel CorporationInventors: Darrell D. Boggs, Gary L. Brown, Donald D. Parker
-
Patent number: 5566298Abstract: A state recovery and restart method that simplifies assist handling. The recovery and restart method also handles micro-branch mispredictions. An assist sequence is executed in microcode to assist an error-causing macroinstruction. If data is required from an error-causing macroinstruction, it is fetched, decoded, and macro-alias registers are restored with macro-alias data. To recover the state of the micro-alias registers, micro-alias data from a micro-operation of the flow may be loaded into the micro-alias register. Subsequently, control returns to the Micro-operation Sequence (MS) unit to issue further error correction Control micro-operations (Cuops). In order to simplify restart, the Cuops originating from the error-causing macroinstruction supplied by the translate programmable logic arrays (XLAT PLAs) are loaded into the Cuop registers, with their valid bits unasserted.Type: GrantFiled: March 1, 1994Date of Patent: October 15, 1996Assignee: Intel CorporationInventors: Darrell D. Boggs, Gary L. Brown, Michael M. Hancock, Donald D. Parker, Gail M. Rupnick
-
Patent number: 5559974Abstract: A decoder that includes a micro-alias register to store information from a micro-operation for use by later micro-operations in the micro-operation flow. The decoder includes one or more XLAT PLAs that produces PLA control micro-operations ("Cuops"), a microcode sequencing unit that produces microcode Cuops, and an aliasing mechanism that extracts fields and stores them in macro-alias registers. A multiplexer is provided to select the appropriate Cuop to be stored in a Cuop register. Multiple Cuops may issue each cycle. A multiplexer is coupled to select one of the Cuops and to store predetermined fields in the micro-alias register for use by subsequent Cuops. Micro-alias data and macro-alias data can be utilized simultaneously with a Cuop to form an Auop.Type: GrantFiled: June 2, 1995Date of Patent: September 24, 1996Assignee: Intel CorporationInventors: Darrell D. Boggs, Gary L. Brown, Michael M. Hancock, Donald D. Parker
-
Patent number: 5537629Abstract: A prefix decoder for decoding a plurality of prefixes of a variable length instruction code, in order to supply multiple prefix vectors to a multiple instruction decoder without incurring a one clock penalty. The parallel prefix decoder includes a plurality of prefix decoders, each coupled to receive an instruction byte from an instruction buffer, and in response thereto to supply a prefix vector that includes coded prefix information in a format that is easy to use by subsequent decoder logic. A multiplexer receives the plurality of prefix vectors, and if a steered macroinstruction has a single prefix byte, then a control circuit selects the prefix vector to supply to the macroinstruction decoder. If multiple macroinstructions are steered to multiple macroinstruction decoders, then a prefix vector can be supplied to each decoder.Type: GrantFiled: March 1, 1994Date of Patent: July 16, 1996Assignee: Intel CorporationInventors: Gary L. Brown, Inderpreet S. Bhasin, R. Guru Prasadh
-
Patent number: 5469188Abstract: A method of pre-analyzing video signals obtained from a digital image stores the digital image in a frame buffer store in a specified video digital format. The amplitude, saturation and frequency of the stored digital image when converted into another video format, such as RGB or composite broadcast video, are each analyzed independently to identify areas of the stored digital image that might produce distortions in the final video format when displayed. Amplitude analysis is accomplished by converting the stored digital image into an RGB image, and each component is compared with predetermined limits to detect amplitude errors. Saturation analysis is accomplished by generating a saturation signal from the chrominance components of the stored digital image, and then comparing a function of the saturation signal with predetermined limits to detect oversaturation errors.Type: GrantFiled: April 27, 1992Date of Patent: November 21, 1995Assignee: Tektronix, Inc.Inventors: Suresh Krishnamurthy, Robert A. McCormick, Kenneth F. Cone, Gary L. Brown, Ronald W. Bryant
-
Patent number: 5445582Abstract: An exerciser device having a band, a wrist securing member connected to the band such that the band extends outwardly of the wrist securing member, and finger engagement member affixed to the band at a position generally opposed to the wrist securing member. The wrist securing member serves for removable attachment around a human wrist. The finger engagement member extends inwardly of the band. A thumb engagement member is affixed to the band at a position generally between the finger engagement member and the wrist securing member. The band has a generally rigid and generally circular configuration extending from the wrist securing member. The finger engagement member includes a slide member extending around an exterior of the band and a plurality of finger receptacles extending from the slide member in a direction generally facing the wrist securing member.Type: GrantFiled: January 1, 1994Date of Patent: August 29, 1995Inventor: Gary L. Brown
-
Patent number: 5303380Abstract: A system for processing code contained in one or more selected files, before the code is linked to form an executable image, determines the locations in memory where the code will be stored after it is linked, and revises the code to correspond to the determined memory locations. The object code files include code comprising a programming environment, such as LISP, and code input by a user. The user can delete selected portions of the programming environment. Read only, static, and dynamic memory are utilized and each portion of the code input by the user is evaluated to determine which memory is most appropriate.Type: GrantFiled: March 25, 1993Date of Patent: April 12, 1994Assignee: Digital Equipment CorporationInventors: J. David Tenny, Jeff Piazza, Gary L. Brown, Paul C. Anagnostopoulos, Bruce A. Foster, Beryl E. Nelson, Walter van Roggen