Patents by Inventor George Falessi
George Falessi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5557569Abstract: A low voltage flash EEPROM X-Cell includes an array of memory cell transistors (24) that constitute asymmetric floating gate memory cells wherein programming is achieved on only one side of the memory cells (24). The programming side of each of the memory cells (24) is connected to one of a plurality of Column Lines (28) at nodes (30). Each node (30) shares the programming side of two of the memory cells (24) and the non-programming side of two of the memory cells (24). The control gates of each of the memory cells (24) are connected to Word Lines (26) associated with rows of the array. To Flash Write all of the memory cells (24), the Column Lines (38) are connected to a negative medium voltage and the row lines (26) are connected to a positive medium voltage.Type: GrantFiled: May 25, 1995Date of Patent: September 17, 1996Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Giulio G. Marotta, Iano D'Arrigo, Giovanni Santin, Georges Falessi, Mousumi Bhat
-
Patent number: 5515319Abstract: A non-volatile memory cell 10 is disclosed herein. The cell is formed in a first semiconductor region 12 of a first conductivity type. A second semiconductor region 14 of a second conductivity type formed over the first semiconductor region 12. A third semiconductor region 16 of the first conductivity type formed over the second semiconductor region 14. In the preferred embodiment, the second and third regions 14 and 16 are well regions formed within the first region 12. Other regions such as epitaxially grown layers can also be used. First and second source/drain regions 18 and 20 are formed within the third semiconductor region 16. These second source/drain regions 18 and 20 are separated by a channel region 22. A floating gate 26 overlies at least a portion of the channel region 22 while a control gate 30 overlies the floating gate 26.Type: GrantFiled: October 12, 1993Date of Patent: May 7, 1996Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Iano D'Arrigo, Giovanni Santin, Georges Falessi, Mousumi Bhat
-
Patent number: 5504706Abstract: A memory array (10) is provided with a plurality of Flash EEPROM memory cells (24) that are fabricated with a single level poly process. Each of the transistor cells (24) is fabricated from a single poly layer floating gate (40) that extends between a moat region (30) and an implanted region (80), comprising the control gate of the cell (24). The portion of the floating gate (40) overlying the moat forms a channel region and is separated therefrom by a thin tunnel oxide layer (82) to allow the cell to operate in accordance with Fowler-Nordheim tunneling. The portion of the floating gate (40) disposed over the implanted control gate (80) is separated therefrom by a layer of oxide (84). The implant region (80) is contacted by a contact layer (86) to allow voltage to be applied thereto. The transistor is contained within a P-tank (78) which is disposed at a negative voltage, this tank (78) contained within an N-tank (76), which tank ( 76) is disposed at a higher voltage.Type: GrantFiled: October 12, 1993Date of Patent: April 2, 1996Assignee: Texas Instruments IncorporatedInventors: Iano D'Arrigo, Georges Falessi, Michael C. Smayling
-
Patent number: 5491105Abstract: An embodiment of the present invention is a method of fabricating power and non-power devices on a semiconductor substrate, the method comprising: forming alignment marks in the substrate (100); introducing a dopant of a first conductivity type into the substrate to form high-voltage tank regions (103); annealing the dopants (105); introducing dopants of the first conductivity type and a second conductivity type in a region in the high-voltage tank region (109); annealing the dopants of the first and the second conductivity type to form a second region within a third region, both within the high-voltage tank region, due to the different rates of diffusion of the dopants (110); and forming gate structures after the annealing of the dopants of the first and second conductivity types (122).Type: GrantFiled: September 9, 1994Date of Patent: February 13, 1996Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Manuel L. Torreno, Jr., deceased, Georges Falessi
-
Patent number: 5467307Abstract: A Flash EEPROM memory array includes a plurality of transistor memory cells (24) arranged in rows and columns. The sources of the transistors (24) are connected to Virtual Ground Lines (29) and the drains thereof are connected to Column Lines (28). The memory cells (24) are programmable by Fowler-Nordheim tunneling. Each cell also includes an isolation structure having a first isolation tank of the first conductivity type material for surrounding each of the floating gate transistor memory devices and a second isolation tank of a second conductivity type material opposite to the first conductivity type surrounding the first isolation tank, allowing application of a negative voltage to the source or drain of the cell. Initially, all of the transistors are erased in the FLASH ERASE operation by disposing the Word Lines at a negative medium voltage and the Bit Lines at a positive medium voltage. Thereafter, selected transistors can be written to by selectively charging the floating gates in the transistors.Type: GrantFiled: October 12, 1993Date of Patent: November 14, 1995Assignee: Texas Instruments IncorporatedInventors: Iano D'Arrigo, Georges Falessi, Michael C. Smayling
-
Patent number: 5432740Abstract: A EEPROM memory array (10) includes a plurality of memory cells (24) which are connected in a symmetric array between row lines (26) and Column Lines (28) and Virtual Ground Lines (29). Each of the memory cells includes a merged pass gate which is connected to a control gate. A non-stacked structure is utilized wherein a floating gate (42) is formed, having two portions that extend over an active region, a tunnel diode portion (44) and a control gate portion (46). The floating gate portion (44) is disposed over a thin tunnel oxide layer (47) to form a tunnel diode which allows Fowler-Nordheim tunneling to occur. The control gate portion (46) is disposed over a much thicker oxide layer such that tunneling does not occur. A control gate layer (50) is disposed over the floating gate (42) such that it overlaps the edges thereof and encloses the floating gate (42).Type: GrantFiled: October 12, 1993Date of Patent: July 11, 1995Assignee: Texas Instruments IncorporatedInventors: Iano D'Arrigo, Georges Falessi, Michael C. Smayling
-
Patent number: 5348895Abstract: An embodiment of the present invention is a method of fabricating power and non-power devices on a semiconductor substrate, the method comprising: forming alignment marks in the substrate (100); introducing a dopant of a first conductivity type into the substrate to form high-voltage tank regions ( 103); annealing the dopants (105); introducing dopants of the first conductivity type and a second conductivity type in a region in the high-voltage tank region (109); annealing the dopants of the first and the second conductivity type to form a second region within a third region, both within the high-voltage tank region, due to the different rates of diffusion of the dopants (110); and forming gate structures after the annealing of the dopants of the first and second conductivity types (122).Type: GrantFiled: June 2, 1993Date of Patent: September 20, 1994Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Manuel J. Torreno, Jr. deceased, George Falessi
-
Patent number: 5319564Abstract: An integrated circuit is designed by determined the devices comprising the integrated circuit and determining the desired parameters for each device. A flow of process steps is determined and the 1-D and 2-D simulations are performed on the process flow. The process steps are modified until the simulations determine that the desired parameters are met.Type: GrantFiled: April 1, 1993Date of Patent: June 7, 1994Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Georges Falessi
-
Patent number: 5296393Abstract: An integrated process is shown for the fabrication of one or more of the following devices: (n-) and (p-) channel low-voltage field-effect logic transistors (139/140); (n-) and (p-) channel high-voltage insulated-gate field-effect transistors (141, 142) for the gating of an EEPROM memory array or the like; a Fowler-Nordheim tunneling EEPROM cell (143); (n-) and (p-) channel drain-extended insulated-gate field-effect transistors (144, 145); vertical and lateral annular DMOS transistors (146, 147); a Schottky diode (148); and a FAMOS EPROM cell (149). A "non-stack" double-level poly EEPROM cell (676) with enhanced reliability (676) is also disclosed.Type: GrantFiled: August 3, 1992Date of Patent: March 22, 1994Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Louis Hutter, Georges Falessi, James R. Todd, Manuel Torreno
-
Patent number: 5245543Abstract: An integrated circuit is designed by determined the devices comprising the integrated circuit and determining the desired parameters for each device. A flow of process steps is determined and the 1-D and 2-D simulations are performed on the process flow. The process steps are modified until the simulations determine that the desired parameters are met.Type: GrantFiled: December 21, 1990Date of Patent: September 14, 1993Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Georges Falessi
-
Patent number: 5242841Abstract: An embodiment of the present invention is a method of fabricating power and non-power devices on a semiconductor substrate, the method comprising: forming alignment marks in the substrate (100); introducing a dopant of a first conductivity type into the substrate to form high-voltage tank regions (103); annealing the dopants (105); introducing dopants of the first conductivity type and a second conductivity type in a region in the high-voltage tank region (109); annealing the dopants of the first and the second conductivity type to form a second region within a third region, both within the high-voltage tank region, due to the different rates of diffusion of the dopants (110); and forming gate structures after the annealing of the dopants of the first and second conductivity types (122).Type: GrantFiled: March 25, 1992Date of Patent: September 7, 1993Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Manuel L. Torreno, Jr. deceased, George Falessi