Patents by Inventor George L. Kerber
George L. Kerber has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7105853Abstract: A superconductor integrated circuit (1) includes an anodization ring (35) disposed around a perimeter of a tunnel junction region (27) for preventing a short-circuit between an outside contact (41) and the base electrode layer (18). The tunnel junction region (27) includes a junction contact (31) with a diameter of approximately 1.00 ?m or less defined by a top surface of the counter electrode layer (24). The base electrode layer (18) includes an electrode isolation region (36) disposed approximately 0.8 ?m in horizontal distance from the junction contact (31) for providing device isolation.Type: GrantFiled: April 1, 2004Date of Patent: September 12, 2006Assignee: Northrop Grumman CorporationInventor: George L. Kerber
-
Patent number: 7060508Abstract: A superconductor integrated circuit (1) includes an anodization ring (35) disposed around a perimeter of a tunnel junction region (27) for preventing a short-circuit between an outside contact (41) and the base electrode layer (18). The tunnel junction region (27) includes a junction contact (31) with a diameter of approximately 1.00 ?m or less defined by a top surface of the counter electrode layer (24). The base electrode layer (18) includes an electrode isolation region (36) disposed approximately 0.8 ?m in horizontal distance from the junction contact (31) for providing device isolation.Type: GrantFiled: February 12, 2003Date of Patent: June 13, 2006Assignee: Northrop Grumman CorporationInventor: George L. Kerber
-
Publication number: 20040183065Abstract: A superconductor integrated circuit (1) includes an anodization ring (35) disposed around a perimeter of a tunnel junction region (27) for preventing a short-circuit between an outside contact (41) and the base electrode layer (18). The tunnel junction region (27) includes a junction contact (31) with a diameter of approximately 1.00 &mgr;m or less defined by a top surface of the counter electrode layer (24). The base electrode layer (18) includes an electrode isolation region (36) disposed approximately 0.8 &mgr;m in horizontal distance from the junction contact (31) for providing device isolation.Type: ApplicationFiled: April 1, 2004Publication date: September 23, 2004Inventor: George L. Kerber
-
Patent number: 6777808Abstract: The self inductance associated with a capacitance A52 in a superconductor integrated circuit (FIG. 1) is reduced by adding a layer of superconductor metal (A54) overlying the capacitor, effectively producing a negative inductance to counteract the self-inductance of the capacitor leads, thereby reducing inductance of the circuit. As a result it possible to transfer a single flux quantum (“SFQ”) pulse through the capacitor. Capacitors (19 and 25 FIG. 5) of the foregoing type are incorporated in superconductor integrated circuit SFQ transmission lines (FIG. 5) to permit SQUID-to-SQUID transfer of SFQ pulses, while maintaining the circuit grounds of the respective SQUIDs in DC isolation. Bias current (10) may be supplied to multiple SQUIDs (1 & 3, 7 & 9 FIG. 5) serially, reducing the supply current required previously for operation of multiple SQUIDs.Type: GrantFiled: November 12, 2002Date of Patent: August 17, 2004Assignee: Northrop Grumman CorporationInventors: Quentin P. Herr, Lynn A. Abelson, George L. Kerber
-
Publication number: 20040155237Abstract: A superconductor integrated circuit (1) includes an anodization ring (35) disposed around a perimeter of a tunnel junction region (27) for preventing a short-circuit between an outside contact (41) and the base electrode layer (18). The tunnel junction region (27) includes a junction contact (31) with a diameter of approximately 1.00 &mgr;m or less defined by a top surface of the counter electrode layer (24). The base electrode layer (18) includes an electrode isolation region (36) disposed approximately 0.8 &mgr;m in horizontal distance from the junction contact (31) for providing device isolation.Type: ApplicationFiled: February 12, 2003Publication date: August 12, 2004Inventor: George L. Kerber
-
Publication number: 20030183935Abstract: The self inductance associated with a capacitance A52 in a superconductor integrated circuit (FIG. 1) is reduced by adding a layer of superconductor metal (A54) overlying the capacitor, effectively producing a negative inductance to counteract the self-inductance of the capacitor leads, thereby reducing inductance of the circuit. As a result it possible to transfer a single flux quantum (“SFQ”) pulse through the capacitor. Capacitors (19 and 25 FIG. 5) of the foregoing type are incorporated in superconductor integrated circuit SFQ transmission lines (FIG. 5) to permit SQUID-to-SQUID transfer of SFQ pulses, while maintaining the circuit grounds of the respective SQUIDs in DC isolation. Bias current (10) may be supplied to multiple SQUIDs (1 & 3, 7 & 9 FIG. 5) serially, reducing the supply current required previously for operation of multiple SQUIDs.Type: ApplicationFiled: November 12, 2002Publication date: October 2, 2003Applicant: TRW Inc.Inventors: Quentin P. Herr, Lynn A. Abelson, George L. Kerber
-
Patent number: 6518673Abstract: The self inductance associated with a capacitance A52 in a superconductor integrated circuit (FIG. 1) is reduced by adding a layer of superconductor metal (A54) overlying the capacitor, effectively producing a negative inductance to counteract the self-inductance of the capacitor leads, thereby reducing inductance of the circuit. As a result it possible to transfer a single flux quantum (“SFQ”) pulse through the capacitor. Capacitors (19 and 25 FIG. 5) of the foregoing type are incorporated in superconductor integrated circuit SFQ transmission lines (FIG. 5) to permit SQUID-to-SQUID transfer of SFQ pulses, while maintaining the circuit grounds of the respective SQUIDs in DC isolation. Bias current (10) may be supplied to multiple SQUIDs (1 & 3, 7 & 9 FIG. 5) serially, reducing the supply current required previously for operation of multiple SQUIDs.Type: GrantFiled: June 15, 2001Date of Patent: February 11, 2003Assignee: TRW Inc.Inventors: Quentin P. Herr, Lynn A. Abelson, George L. Kerber
-
Publication number: 20020190381Abstract: The self inductance associated with a capacitance A52 in a superconductor integrated circuit (FIG. 1) is reduced by adding a layer of superconductor metal (A54) overlying the capacitor, effectively producing a negative inductance to counteract the self-inductance of the capacitor leads, thereby reducing inductance of the circuit. As a result it possible to transfer a single flux quantum (“SFQ”) pulse through the capacitor. Capacitors (19 and 25 FIG. 5) of the foregoing type are incorporated in superconductor integrated circuit SFQ transmission lines (FIG. 5) to permit SQUID-to-SQUID transfer of SFQ pulses, while maintaining the circuit grounds of the respective SQUIDs in DC isolation. Bias current (10) may be supplied to multiple SQUIDs (1& 3, 7 & 9 FIG. 5) serially, reducing the supply current required previously for operation of multiple SQUIDs.Type: ApplicationFiled: June 15, 2001Publication date: December 19, 2002Inventors: Quentin P. Herr, Lynn A. Abelson, George L. Kerber
-
Patent number: 6420251Abstract: A method for fabricating an integrated circuit which reduces steps in the integrated circuit comprising the steps of depositing a first conductive material layer over the first dielectric material layer and patterning the first conductive material layer to form a first conductive pattern. A second dielectric layer is then deposited over the first conductive pattern and the exposed portions of the first dielectric material layer. A planarizing material layer is applied over the second dielectric material layer and cured such that the planarizing material layer produces a substantially planar top surface. The planarizing material layer and portions of the second dielectric material layer are removed in a manner which maintains the substantially planar top surface until only a preselected amount of material remains over the first conductive pattern.Type: GrantFiled: January 5, 1999Date of Patent: July 16, 2002Assignee: TRW Inc.Inventors: Raffi N. Elmadjian, George L. Kerber
-
Patent number: 6384423Abstract: The invention is a process for reducing roughness of a surface of a superconductor material (23) having an undesirable surface roughness (30 and 32) and a trilayer superconductor integrated circuit (100). The process for reducing roughness of a surface of superconductor material having an undesirable surface roughness includes coating the surface with an oxide layer (40) to fill the undesirable surface roughness and to produce an exposed oxide surface (42) with a roughness less than the surface roughness; and etching the exposed oxide surface to remove a thickness of the oxide layer followed by removing at least a portion of the oxide layer filling the undesirable surface roughness and a portion of the surface of the superconductor material to produce an exposed etched surface (44) comprised of at least the superconductor material which has a surface roughness less than the undesirable surface roughness.Type: GrantFiled: February 7, 2000Date of Patent: May 7, 2002Assignee: TRW Inc.Inventors: George L. Kerber, Michael Leung
-
Patent number: 6188084Abstract: A high-temperature (10 K) superconductive integrated circuit has a ground plane (2), an interlevel dielectric (6), and a low value resistor (18) to provide conductive paths to reduce parasitic circuit inductances, thereby increasing the speed and performance of the integrated circuit. The circuit also includes a high value resistor (20) connected between interconnect wires (34) to produce a desired resistance with a short distance between the interconnect wires (34), thereby significantly reducing the circuit area.Type: GrantFiled: March 11, 1999Date of Patent: February 13, 2001Assignee: TRW Inc.Inventors: George L. Kerber, Lynn A. Abelson, Raffi N. Elmadjian, Eric G. Ladizinsky
-
Patent number: 6110392Abstract: The invention is a process for reducing roughness of a surface of a superconductor material (23) having an undesirable surface roughness (30 and 32) and a trilayer superconductor integrated circuit (100). The process for reducing roughness of a surface of superconductor material having an undesirable surface roughness includes coating the surface with an oxide layer (40) to fill the undesirable surface roughness and to produce an exposed oxide surface (42) with a roughness less than the surface roughness; and etching the exposed oxide surface to remove a thickness of the oxide layer followed by removing at least a portion of the oxide layer filling the undesirable surface roughness and a portion of the surface of the superconductor material to produce an exposed etched surface (44) comprised of at least the superconductor material which has a surface roughness less than the undesirable surface roughness.Type: GrantFiled: September 18, 1998Date of Patent: August 29, 2000Assignee: TRW Inc.Inventors: George L. Kerber, Michael Leung
-
Patent number: 5962865Abstract: A high-temperature (10 K) superconductive integrated circuit has a ground plane (2), an interlevel dielectric (6), and a low value resistor (18) to provide conductive paths to reduce parasitic circuit inductances, thereby increasing the speed and performance of the integrated circuit. The circuit also includes a high value resistor (20) connected between interconnect wires (34) to produce a desired resistance with a short distance between the interconnect wires (34), thereby significantly reducing the circuit area.Type: GrantFiled: April 11, 1997Date of Patent: October 5, 1999Assignee: TRW Inc.Inventors: George L. Kerber, Lynn A. Abelson, Raffi N. Elmadjian, Eric G. Ladizinsky
-
Patent number: 5897367Abstract: A high-temperature (10K) superconductive integrated circuit has a ground plane (2), an interlevel dielectric (6), and a low value resistor (18) to provide conductive paths to reduce parasitic circuit inductances, thereby increasing the speed and performance of the integrated circuit. The circuit also includes a high value resistor (20) connected between interconnect wires (34) to produce a desired resistance with a short distance between the interconnect wires (34), thereby significantly reducing the circuit area.Type: GrantFiled: January 13, 1998Date of Patent: April 27, 1999Assignee: TRW Inc.Inventors: George L. Kerber, Lynn A. Abelson, Raffi N. Elmadjian, Eric G. Ladizinsky
-
Patent number: 4806846Abstract: A relatively simple circuit for implementing a low-cost, low power, highly accurate capacitance-to-voltage converter by which to measure the unknown capacitance of a capacitor. The circuit is characterized by the ability to eliminate error due to stray capacitance sources. The circuit is implemented by a crystal controlled clock generator which produces multi-phase clock signals to control the operation of a pair of series connected field effect transistors and a buffer amplifier. The field effect transistors are alternately switched on and off to periodically charge and discharge the capacitor under measurement between a source of reference potential and the inverting input terminal of a precision operational amplifier. The output voltage of the operational amplifier tracks the capacitance of the capacitor under measurement, such that an accurate indication of its capacitance is obtained by merely reading the output of the operational amplifier.Type: GrantFiled: July 6, 1987Date of Patent: February 21, 1989Inventor: George L. Kerber
-
Patent number: 4772983Abstract: A method and the resulting article for providing a nearly zero temperature coefficient pressure transducer preferably comprising a cylindrical capacitor whose capacitance is a function of both externally applied pressure and, undesirably, of temperature. The variation of capacitance with temperature may be greatly minimized by selectively choosing a transducer material characterized by particular parameter constants such that the temperature coefficient of Young's modulus (.alpha..sub.E) is equal in magnitude but opposite in sign to the temperature coefficient of linear expansion (.alpha..sub.l). Moreover, the thermal variation of capacitance can be further minimized by selectively choosing a transducer material whose temperature coefficient of linear expansion and of Young's modulus are nearly zero. Fabricating a capacitance pressure transducer from materials characterized by .alpha..sub.E and .alpha..sub.Type: GrantFiled: April 20, 1987Date of Patent: September 20, 1988Assignee: Linear Measurements, Inc.Inventors: George L. Kerber, Harper J. Whitehouse
-
Patent number: 4538466Abstract: A capacitance pressure transducer comprising two fused quartz cylinders concentrically aligned with and separated from one another so that a small gap is established therebetween. The capacitance of the transducer is determined by the size of the gap and the length of capacitor electrodes which are disposed within the gap. Changes in capacitance are measured by an external circuit which is connected to the electrodes. The electrodes are attached to respective opposing surfaces of the inner and outer cylinders and responsive to pressure induced changes in the size of the gap. The cylinders are connected together by means of a unique joint formed between respective first ends thereof, so that the inner disposed cylinder is adapted to be cantilevered from the joint and suspended within the outer cylinder. That is, the first ends of each cylinder are formed with an identical taper.Type: GrantFiled: February 6, 1984Date of Patent: September 3, 1985Inventor: George L. Kerber
-
Patent number: 4462012Abstract: A high performance, low cost filter having a capacitor electrically connected therein to effectively block electromagnetic noise signals that are generated by certain electrical and electromechanical devices, including an electric motor, such as that commonly associated with either of the engine of a motor vehicle or a household appliance. In one embodiment of the invention, the filter is provided in combination with a fuse link that is particularly structured to have both relatively low inductance and low fusing current characteristics. The capacitor and the fuse link may be contained within a filter housing. Moreover, both the capacitor and the fuse link may be flexibly mounted within the filter housing, to thereby reduce the application of mechanical stresses and minimize the likelihood of possible damage thereto during the handling and installation of the filter.Type: GrantFiled: June 15, 1981Date of Patent: July 24, 1984Assignee: GTI CorporationInventors: George L. Kerber, William D. Squire
-
Patent number: 4414738Abstract: Planar superconducting-normal-superconducting (SNS) Josephson microbridges nd superconducting quantum interference devices (SQUIDs) with bridge widths of about 0.2 microns and lengths of about 0.1 micron or less are fabricated with the aid of a technique referred to as "shadow evaporation". The procedure permits the submicron dimensions to be set by edge film thickness and slant evaporation angle, both of which can be accurately measured. Microbridges have been constructed with vanadium banks or electrodes and gold-titanium bridges, although other materials can be used including superconducting metals for the bridge. It is expected that a refined version of this technique would be suitable for repeated batch fabrication of single and multiple Josephson microbridges.Type: GrantFiled: February 2, 1981Date of Patent: November 15, 1983Assignee: The United States of America as represented by the Secretary of the NavyInventors: Edward C. Jelks, George L. Kerber, Howard A. Wilcox
-
Patent number: 4409262Abstract: A method of fabricating lines of submicron width, comprising the steps of:providing a substrate,depositing a first layer of metal upon the substrate;spinning a photoresist layer on the metal;patterning the photoresist layer;etching the metal to undercut the photoresist edge, e.g. with a mixture for approximately ten minutes at room temperature;depositing a second layer of metal at an angle .theta..sub.1 to the photoresist edge, thereby defining a long, submicron-wide opening to the underlying substrate;depositing a chosen material, for example, metallic or semiconductor, for the bridge onto the substrate at an angle of .theta..sub.2 through the submicron-wide opening; andremoving undesired material surrounding the bridge by dissolving the photoresist in hot acetone followed by stripping the remaining two layers of metal with etchant.Type: GrantFiled: February 1, 1982Date of Patent: October 11, 1983Assignee: The United States of America as represented by the Secretary of the NavyInventors: Edward C. Jelks, George L. Kerber