Patents by Inventor Gerald J. Fahr
Gerald J. Fahr has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8018095Abstract: A power conversion, control, and distribution system includes multiple bulk power regulator (BPR) subassemblies, a bulk power distribution (BPD) subassembly, and a bulk power controller and hub (BPCH) subassembly. The BPR subassemblies are each configured to provide regulated DC power from both AC input power and DC input power. The BPD subassembly is configured to distribute the regulated DC power. The BPCH subassembly is coupled to the multiple BPR subassemblies and the BPD subassembly. The BPCH subassembly is configured to monitor and control the BPR assemblies and the BPD assembly.Type: GrantFiled: April 16, 2009Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Ravi Kumar Arimilli, Edward Joseph Seminaro, Kevin Robert Covi, Gerald J. Fahr, Daniel James Barus
-
Publication number: 20100264731Abstract: A power conversion, control, and distribution system includes multiple bulk power regulator (BPR) subassemblies, a bulk power distribution (BPD) subassembly, and a bulk power controller and hub (BPCH) subassembly. The BPR subassemblies are each configured to provide regulated DC power from both AC input power and DC input power. The BPD subassembly is configured to distribute the regulated DC power. The BPCH subassembly is coupled to the multiple BPR subassemblies and the BPD subassembly. The BPCH subassembly is configured to monitor and control the BPR assemblies and the BPD assembly.Type: ApplicationFiled: April 16, 2009Publication date: October 21, 2010Applicant: INTERNATIONAL BUISNESS MACHINES CORPORATIONInventors: Ravi Kumar Arimilli, Edward Joseph Seminaro, Kevin Covi, Gerald J. Fahr, Daniel James Barus
-
Patent number: 7805618Abstract: A method and related apparatus for servicing an electrical/electronic device during power shut offs is provided. The apparatus comprises a service logic having a memory and control component for storing device information during normal device operation and one or more indicators driven by the memory and control component after power shut off to provide service signals. The service logic also includes an auxiliary energy source selectively engageable to provide auxiliary power to the memory and control component during power shut off and to enable providing of service signals through the indicator(s).Type: GrantFiled: February 17, 2006Date of Patent: September 28, 2010Assignee: International Business Machines CorporationInventors: Kevin R. Covi, Gerald J. Fahr, Raymond J. Harrington, Raymond A. Longhi, Edward J. Seminaro
-
Patent number: 7742315Abstract: The present invention relates to computer hardware design, and in particular to a printed circuit board (card) comprising wiring dedicated to supply electric board components such as integrated circuits with at least three different reference planes. In particular at locations, where the pins of a card-to-card connector enter the layer structure of the card discontinuities brake the high frequency signal return path of a given signal wiring. In order to close the signal return path around a signal path from card to card including the connector, and thus to limit the signal coupling while concurrently keeping the card design as simple as possible, it is proposed to provide a) an additional capacitance for a given signal wiring in a discontinuity section, b) wherein the additional capacitance is formed by a voltage island placed within a signal layer located next to the given signal wiring.Type: GrantFiled: November 17, 2005Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Bruce J. Chamberlin, Gerald J. Fahr, Roland Frech, Dierk Kaller, George Katopis, Erich Klink, Thomas-Michael Winkel
-
Patent number: 7681073Abstract: An arbitration mechanism is provided for arbitrating between redundant controllers having outputs electrically connected together and provided as input to at least one device under control. The arbitration mechanism includes logic for automatically determining which controller of the redundant controllers is active controller, and a hardware output interlock for the redundant controllers to ensure that output controlled by only the active controller is enabled as input to the at least one device. The arbitration mechanism also includes logic for monitoring the active controller for failure, and upon detection of failure, for automatically switching active control to another controller of the redundant controllers transparent to the at least one device.Type: GrantFiled: October 28, 2008Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Gary D. Anderson, Gerald J. Fahr, Raymond J. Harrington
-
Patent number: 7644216Abstract: A system and method for providing an adapter for re-use of legacy DIMMS in a fully buffered memory environment. The system includes a memory adapter card having two rows of contacts along a leading edge of a length of the card. The rows of contacts are adapted to be inserted into a socket that is connected to a daisy chain high-speed memory bus via a packetized multi-transfer interface. The memory adapter card also includes a socket installed on the trailing edge of the card. In addition, the memory adapter card includes a hub device for converting the packetized multi-transfer interface into a parallel interface having timings and interface levels that are operable with a memory module having a parallel interface that is inserted into the socket. In addition, the hub device converts the packetized multi-transfer interface into a parallel interface having timings and interface levels that are operable with a memory module having a parallel interface that is inserted into the socket.Type: GrantFiled: April 16, 2007Date of Patent: January 5, 2010Assignee: International Business Machines CorporationInventors: Gerald J. Fahr, Raymond J. Harrington, Roger A. Rippens, Donald J. Swietek
-
Patent number: 7643307Abstract: A data processing system and method providing a jumper which provides standby power from a redundant power supply to one of at least two critical functions in a frame having bays for holding at least two nodes. The redundant power supply supplying power to one of the nodes in the frame and one of the critical functions. A jumper is slidably engageable in the frame in place of one of the nodes. The jumper, when engaged in the frame, transfers power from the redundant power supply to the other of the critical functions. The jumper is included in a jumper book of an airblock which includes passive airblock books. Mechanical keys on the passive airblock books prevent the removal of the jumper book until after the passive airblock books are removed.Type: GrantFiled: September 29, 2005Date of Patent: January 5, 2010Assignee: International Business Machines CorporationInventors: Frank E. Bosco, Douglas A. Baska, Joseph P. Corrado, Gerald J. Fahr, William P. Kostenko, Mitchell L. Zapotoski
-
Patent number: 7516293Abstract: A memory unit includes a system memory controller coupled to a plurality of memory clock oscillators and a plurality of respective voltage controllers, wherein each memory clock oscillator and respective voltage controller are coupled to a memory receptacle and thus provide a plurality of memory receptacles, each receptacle in the plurality of receptacles having a separate power boundary for operation of a memory type. The memory unit provides a computing system with capabilities to operate a variety of memory types. Methods and computer program products of operation of the memory unit are provided.Type: GrantFiled: September 8, 2006Date of Patent: April 7, 2009Assignee: International Business Machines CorporationInventors: Douglas A. Baska, Gerald J. Fahr
-
Publication number: 20090055002Abstract: An arbitration mechanism is provided for arbitrating between redundant controllers having outputs electrically connected together and provided as input to at least one device under control. The arbitration mechanism includes logic for automatically determining which controller of the redundant controllers is active controller, and a hardware output interlock for the redundant controllers to ensure that output controlled by only the active controller is enabled as input to the at least one device. The arbitration mechanism also includes logic for monitoring the active controller for failure, and upon detection of failure, for automatically switching active control to another controller of the redundant controllers transparent to the at least one device.Type: ApplicationFiled: October 28, 2008Publication date: February 26, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gary D. ANDERSON, Gerald J. FAHR, Raymond J. HARRINGTON
-
Patent number: 7461291Abstract: A method of providing arbitration for redundant controllers is provided, which includes: providing logic for automatically determining which controller of redundant controllers is active controller, wherein outputs of the redundant controllers are electrically hardwired together and provided as input to a device; and providing first and second hardware arbitration components for first and second controllers of the redundant controllers, each hardware arbitration component ensuring that outputs of the respective controller are enabled only when the associated controller is active controller. The first and second hardware arbitration components are separate hardware components which communicate and cooperate as a distributed hardware interlock mechanism that ensures outputs of only one controller are enabled at a time.Type: GrantFiled: June 19, 2007Date of Patent: December 2, 2008Assignee: International Business Machines CorporationInventors: Gary D. Anderson, Gerald J. Fahr, Raymond J. Harrington
-
Publication number: 20080256281Abstract: A system and method for providing an adapter for re-use of legacy DIMMS in a fully buffered memory environment. The system includes a memory adapter card having two rows of contacts along a leading edge of a length of the card. The rows of contacts are adapted to be inserted into a socket that is connected to a daisy chain high-speed memory bus via a packetized multi-transfer interface. The memory adapter card also includes a socket installed on the trailing edge of the card. In addition, the memory adapter card includes a hub device for converting the packetized multi-transfer interface into a parallel interface having timings and interface levels that are operable with a memory module having a parallel interface that is inserted into the socket. In addition, the hub device converts the packetized multi-transfer interface into a parallel interface having timings and interface levels that are operable with a memory module having a parallel interface that is inserted into the socket.Type: ApplicationFiled: April 16, 2007Publication date: October 16, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gerald J. Fahr, Raymond J. Harrington, Roger A. Rippens, Donald J. Swietek
-
Publication number: 20080065786Abstract: A memory unit includes a system memory controller coupled to a plurality of memory clock oscillators and a plurality of respective voltage controllers, wherein each memory clock oscillator and respective voltage controller are coupled to a memory receptacle and thus provide a plurality of memory receptacles, each receptacle in the plurality of receptacles having a separate power boundary for operation of a memory type. The memory unit provides a computing system with capabilities to operate a variety of memory types. Methods and computer program products of operation of the memory unit are provided.Type: ApplicationFiled: September 8, 2006Publication date: March 13, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas A. Baska, Gerald J. Fahr
-
Patent number: 7290170Abstract: An arbitration mechanism is provided for arbitrating between redundant controllers having outputs electrically connected together and provided as input to at least one device under control. The arbitration mechanism includes logic for automatically determining which controller of the redundant controllers is active controller, and a hardware output interlock for the redundant controllers to ensure that output controlled by only the active controller is enabled as input to the at least one device. The arbitration mechanism also includes logic for monitoring the active controller for failure, and upon detection of failure, for automatically switching active control to another controller of the redundant controllers transparent to the at least one device.Type: GrantFiled: April 7, 2004Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Gary D. Anderson, Gerald J. Fahr, Raymond J. Harrington
-
Patent number: 7234085Abstract: A method, system, and computer program product are disclosed for hierarchically encoding indicators used to identify an instance of a device. Multiple nodes are included. Each node includes an implemented instance of a device. Multiple hierarchical indicators and multiple identity indicators are provided. Each one of the hierarchical indicators is associated with a different one of the nodes. Each one of the identity indicators is associated with a different one of the devices. One of the hierarchical indicators and one of the identity indicators are used for identifying an instance of one of the devices.Type: GrantFiled: January 13, 2004Date of Patent: June 19, 2007Assignee: International Business Machines CorporationInventors: George Henry Ahrens, Jr., Gerald J. Fahr
-
Patent number: 7216051Abstract: A technique for testing an electronics assembly for a power short circuit is provided. The technique includes pre-characterizing power off resistance of an electronic component(s) of a first packaging level from at least one power boundary of the electronic component(s). The characterizing of the power off resistance occurs prior to placement of the electronic component(s) into an electronics assembly of a higher packaging level. The technique further includes determining actual power off resistance of the electronics component(s) after placement thereof into the electronics assembly, with the actual power off resistance being determined from the at least one power boundary. Thereafter, the actual power off resistance of the electronic component(s) in the electronics assembly is compared with the pre-characterized power off resistance of the at least one electronic component(s), and a determination is made therefrom whether a power short circuit exists within the electronics assembly.Type: GrantFiled: May 26, 2005Date of Patent: May 8, 2007Assignee: International Business Machines CorporationInventors: Frank E Bosco, Gerald J. Fahr, Raymond A. Longhi, Vincent P. Mulligan
-
Publication number: 20040070908Abstract: Method and apparatus to prevent disturbances on the system power busses in a data processing system while communication channels of the system are partitioned and redundant to eliminate interruptions. Power to Direct Access Storage Devices (DASD) and Terminators are powered-on in a slow controlled manner to prevent disturbances on the power busses. This allows for hot plugging of DASD backplanes. Very fast (1u sec.) soft switch circuits along with parasitic (Lparx) storage components provide over current protection from any shorting component or disk drive.Type: ApplicationFiled: September 27, 2002Publication date: April 15, 2004Applicant: International Business Machines CorporationInventors: Philip M. Corcoran, Gerald J. Fahr, Raymond J. Harrington, Edward J. Seminaro
-
Patent number: 6396286Abstract: The power supply of equipment being tested for common mode noise problems is connected to a source of power with the power and neutral input terminals of the power supply isolated from the power ground. Recorded common mode noise signals are then inserted between the power supply's neutral input terminal and power ground to produce problem conditions. When the cause of the problem conditions are identified, steps are taken to eliminate the condition.Type: GrantFiled: December 3, 1999Date of Patent: May 28, 2002Assignee: International Business Machines CorporationInventors: King M. Chu, William M. Lorenz, Tuan D. Ngo, Prabjit Singh, Gerald J. Fahr, John P. McConnell