Patents by Inventor Gerald W. Gibson
Gerald W. Gibson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240097634Abstract: A method of manufacturing a travelling wave parametric amplifier (TWPA) includes forming a superconducting junction on a substrate. Trenches are etched away through a metal surface and into a layer of dielectric material. The trenches define a plurality of fingers positioned in an interdigitated arrangement of capacitors defined by a metal and a dielectric material that remains from the etched away metal surface and the layer of dielectric material.Type: ApplicationFiled: September 15, 2022Publication date: March 21, 2024Inventors: Michael Karunendra Selvanayagam, Corrado P. Mancini, David Lokken-Toyli, Gerald W. Gibson, Kathryn Turner Schonenberg, Shayne Cairns
-
Patent number: 11882771Abstract: Techniques and methods to form smooth metal layers deposited onto selected surfaces of Josephson junction devices are provided. For example, one or more embodiments described herein can comprise depositing a layer of a first material comprising metal atom species on a selected surface of a device layer; depositing a layer of a second material on a surface of the layer of first material; and performing plasma etching on the layer of second material and the layer of first material to form an etched surface of the layer of first material that is smoother than the surface of the layer of first material, as deposited.Type: GrantFiled: October 18, 2021Date of Patent: January 23, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kathryn Jessica Pooley, Hongwen Yan, Gerald W. Gibson
-
Publication number: 20230351234Abstract: A superconducting multi-stage synchronous logic circuit structure includes a first clocked logic gate, a second clocked logic gate, and an unclocked logic gate. Each of the logic gates includes Josephson junctions. The first clocked logic gate has a single first clocked logic gate output; the second clocked logic gate has a single second clocked logic gate output. The unclocked logic gate has a first input connected in electrical communication with the first clocked logic gate output and has a second input connected in electrical communication with the second clocked logic gate output, and has a single output. The Josephson junctions of the unclocked logic gate are arranged such that, in a single clock cycle that drives the first clocked logic gate and the second clocked logic gate, the unclocked logic gate produces a single signal in response to the inputs of the first and second clocked logic gates.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Inventors: Takeo Yasuda, Robert K. Montoye, Gerald W. Gibson, Sergey Rylov
-
Publication number: 20230344432Abstract: Systems and methods for optimizing a pipeline are described. A system can generate at least one pair of single flux quantum (SFQ) clock signals based on a stream of SFQ pulses. Each pair of SFQ clock signals can include a first SFQ clock signal and a second SFQ clock signal that is out of phase with the first SFQ clock signal. The second SFQ clock signal can have the same frequency as the first SFQ clock signal. The system can define, for each pair of SFQ clock signals, a first clock cycle and a second clock cycle based on the first SFQ clock signal and the second SFQ clock signal. The second clock cycle can be greater than the first clock cycle. The system can assign the first and second clock cycles to different stages of a pipeline based on delays by the different stages.Type: ApplicationFiled: April 26, 2022Publication date: October 26, 2023Inventors: Takeo Yasuda, Robert K. Montoye, Gerald W. Gibson
-
Publication number: 20230200260Abstract: Techniques for forming respective groups of quantum circuit elements (QCEs) on respective crystalline surfaces of a crystalline dielectric (CD) layer are presented. Vias can be formed in the CD layer. Second QCEs can be formed on a second crystalline surface of the CD layer. A seal layer can be applied to the patterned second metallization layer that forms the second QCEs. A handle wafer can be bonded to the seal layer. The chip stack can be turned over to place a substrate at the top, and handle wafer at the bottom, of the chip stack. The substrate and a buried oxide layer can be removed to expose the first crystalline surface of the CD layer. First QCEs can be formed on the first crystalline surface of the CD layer. A portion of the first QCEs can be coupled or interconnected to a portion of the second QCEs.Type: ApplicationFiled: December 16, 2021Publication date: June 22, 2023Inventor: Gerald W. Gibson
-
Publication number: 20230117764Abstract: Techniques and methods to form smooth metal layers deposited onto selected surfaces of Josephson junction devices are provided. For example, one or more embodiments described herein can comprise depositing a layer of a first material comprising metal atom species on a selected surface of a device layer; depositing a layer of a second material on a surface of the layer of first material; and performing plasma etching on the layer of second material and the layer of first material to form an etched surface of the layer of first material that is smoother than the surface of the layer of first material, as deposited.Type: ApplicationFiled: October 18, 2021Publication date: April 20, 2023Inventors: Kathryn Jessica Pooley, Hongwen Yan, Gerald W. Gibson
-
Publication number: 20230059594Abstract: The method that includes the step of a cleaning a surface of a silicon wafer and forming a sacrificial layer on top of the silicon wafer. The wafer undergoes further processing, wherein the processing includes forming at least one layer directly on top of the sacrificial layer. Immediately prior to the insertion into a dilute refrigeration unit removing a portion of the sacrificial layer by exposing the portion of the sacrificial layer to a solvent.Type: ApplicationFiled: August 17, 2021Publication date: February 23, 2023Inventor: Gerald W. Gibson
-
Publication number: 20230055603Abstract: The method that includes cleaning the surface of a silicon wafer, forming a sacrificial layer on top of the silicon wafer; forming at least one window in the sacrificial layer exposing the surface of the silicon wafer, and processing the silicon wafer, wherein the processing includes forming at least one layer in the at least window, such that, wherein the at least one layer includes a first section that is direct contact with the silicon wafer and the walls of the at least one window created by the sacrificial layer, a main section that extends from the first section, and a bump out section that extends from the sides of the main section and the bottom surface of the bump out section is in contact with the sacrificial layer.Type: ApplicationFiled: August 17, 2021Publication date: February 23, 2023Inventor: Gerald W. Gibson
-
Patent number: 11133452Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: GrantFiled: May 21, 2019Date of Patent: September 28, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Publication number: 20200028064Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: ApplicationFiled: May 21, 2019Publication date: January 23, 2020Inventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Patent number: 10381542Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: GrantFiled: April 30, 2015Date of Patent: August 13, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Patent number: 10199554Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: GrantFiled: November 29, 2016Date of Patent: February 5, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Publication number: 20170084813Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: ApplicationFiled: April 30, 2015Publication date: March 23, 2017Inventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Publication number: 20170077383Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: ApplicationFiled: November 29, 2016Publication date: March 16, 2017Inventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Patent number: 9564573Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: GrantFiled: June 24, 2015Date of Patent: February 7, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Publication number: 20170033273Abstract: A technique relates to a trilayer Josephson junction structure. A dielectric layer is on a base electrode layer that is on a substrate. A counter electrode layer is on the dielectric layer. First and second counter electrodes are formed from the counter electrode layer. First and second dielectric layers are formed from the dielectric layer. First and second base electrodes are formed from base electrode layer. The first counter electrode, first dielectric layer, and first base electrode form a first stack. The second counter electrode, second dielectric layer, and second base electrode form a second stack. A shunting capacitor is between first and second base electrodes. An ILD layer is deposited on the substrate, the first and second counter electrodes, and the first and second base electrodes. A contact bridge connects the first and second counter electrodes. An air gap is formed underneath the contact bridge by removing ILD.Type: ApplicationFiled: June 24, 2015Publication date: February 2, 2017Inventors: Josephine B. Chang, Gerald W. Gibson, Mark B. Ketchen
-
Patent number: 8853856Abstract: The present disclosure relates to a structure comprising 1. an electrically conductive substrate having carbon nanotubes grown thereon; 2. a cured polymeric fill matrix comprising at least one latent photoacid generator embedded around the carbon nanotubes but allowing tips of the carbon nanotubes to be exposed; 3. a layer of patterned and cured photosensitive dielectric material on the cured polymeric fill matrix, wherein tips of the carbon nanotubes are exposed within the patterns; and 4. an electrically conductive material filled into the interconnect pattern and in contact with the exposed tips of the carbon nanotubes; and to methods of making the structure and using the structure to measure the electrical characteristics of carbon nanotubes.Type: GrantFiled: June 22, 2010Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Maxime Darnon, Gerald W. Gibson, Pratik P. Joshi, Qinghuang Lin
-
Patent number: 8828749Abstract: The present disclosure relates to a structure comprising 1. an electrically conductive substrate having carbon nanotubes grown thereon; 2. a cured polymeric fill matrix comprising at least one latent photoacid generator embedded around the carbon nanotubes but allowing tips of the carbon nanotubes to be exposed; 3. a layer of patterned and cured photosensitive dielectric material on the cured polymeric fill matrix, wherein tips of the carbon nanotubes are exposed within the patterns; and 4. an electrically conductive material filled into the interconnect pattern and in contact with the exposed tips of the carbon nanotubes; and to methods of making the structure and using the structure to measure the electrical characteristics of carbon nanotubes.Type: GrantFiled: August 8, 2012Date of Patent: September 9, 2014Assignee: International Business Machines CorporationInventors: Maxime Darnon, Gerald W. Gibson, Pratik P. Joshi, Qinghuang Lin
-
Patent number: 8449781Abstract: The present disclosure relates to a method for selectively etching-back a polymer matrix to expose tips of carbon nanotubes comprising: a. growing carbon nanotubes on a conductive substrate; b. filling the gap around the carbon nanotubes with a polymeric fill matrix comprising at least one latent photoacid generator; and c. selectively etching-back the polymeric fill matrix to expose tips of the carbon nanotubes.Type: GrantFiled: June 22, 2010Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Maxime Darnon, Gerald W. Gibson, Pratik P. Joshi, Ryan M. Martin, Ying Zhang
-
Publication number: 20120301980Abstract: The present disclosure relates to a structure comprising 1. an electrically conductive substrate having carbon nanotubes grown thereon; 2. a cured polymeric fill matrix comprising at least one latent photoacid generator embedded around the carbon nanotubes but allowing tips of the carbon nantotubes to be exposed; 3. a layer of patterned and cured photosensitive dielectric material on the cured polymeric fill matrix, wherein tips of the carbon nantobues are exposed within the patterns; and 4. an electrically conductive material filled into the interconnect pattern and in contact with the exposed tips of the carbon nanotubes; and to methods of making the structure and using the structure to measure the electrical characteristics of carbon nanotubes.Type: ApplicationFiled: August 8, 2012Publication date: November 29, 2012Applicant: International Business Machines CorporationInventors: Maxime Darnon, Gerald W. Gibson, Pratik P. Joshi, Qinghuang Lin