Patents by Inventor Gerhard Zilles
Gerhard Zilles has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8510072Abstract: Additional circuitry is included in an input cell design structure for an integrated circuit to detect and report transitions on an input that was expected to be stable, and to store that event for later analysis. Two or more modified input cells may have their error indications daisy-chained together to minimize additional routing. The storage elements may be included in a scan chain to allow for isolation of which input had the unexpected transition.Type: GrantFiled: November 12, 2010Date of Patent: August 13, 2013Assignee: International Business Machines CorporationInventors: Thomas Buechner, Martin Eckert, Matthias Klein, Manfred Walz, Andreas Wagner, Gerhard Zilles
-
Publication number: 20120123724Abstract: Additional circuitry is included in an input cell design structure for an integrated circuit to detect and report transitions on an input that was expected to be stable, and to store that event for later analysis. Two or more modified input cells may have their error indications daisy-chained together to minimize additional routing. The storage elements may be included in a scan chain to allow for isolation of which input had the unexpected transition.Type: ApplicationFiled: November 12, 2010Publication date: May 17, 2012Applicant: International Business Machines CorporationInventors: Thomas Buechner, Martin Eckert, Matthias Klein, Andreas Wagner, Manfred Walz, Gerhard Zilles
-
Patent number: 8001501Abstract: A method for designing a circuit. The method includes (i) providing a netlist of a design and (ii) dividing the netlist into N user logics, N being a positive integer. After said dividing the netlist is performed, the N user logics in N macro test wrappers are instantiated resulting in N instantiated logics. After said instantiating the N user logics is performed, the N instantiated logics are processed. After said processing is performed, a result of said processing is back-annotated to the netlist.Type: GrantFiled: May 19, 2008Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventors: Rainer Dorsch, Marta Junginger, Philipp Salz, Andreas Wagner, Gerhard Zilles
-
Patent number: 7913140Abstract: A method and circuits for monitoring and detecting an error in the static pervasive signals applied to input/output pins of an integrated circuit during functional operation of the integrated circuit. The method and circuits provide a signal signature of each of one or more groups of the static pervasive signals and then monitoring the signal signature for any change of logic level.Type: GrantFiled: July 16, 2008Date of Patent: March 22, 2011Assignee: International Business Machines CorporationInventors: Matthias Klein, Andreas Wagner, Gerhard Zilles, Manfred H Walz, Thomas Buechner
-
Publication number: 20100017667Abstract: A method and circuits for monitoring and detecting an error in the static pervasive signals applied to input/output pins of an integrated circuit during functional operation of the integrated circuit. The method and circuits provide a signal signature of each of one or more groups of the static pervasive signals and then monitoring the signal signature for any change of logic level.Type: ApplicationFiled: July 16, 2008Publication date: January 21, 2010Applicant: International Business Machines CorporationInventors: Matthias Klein, Andreas Wagner, Gerhard Zilles, Manfred H. Walz, Thomas Buechner
-
Publication number: 20090288046Abstract: A method for designing a circuit. The method includes (i) providing a netlist of a design and (ii) dividing the netlist into N user logics, N being a positive integer. After said dividing the netlist is performed, the N user logics in N macro test wrappers are instantiated resulting in N instantiated logics. After said instantiating the N user logics is performed, the N instantiated logics are processed. After said processing is performed, a result of said processing is back-annotated to the netlist.Type: ApplicationFiled: May 19, 2008Publication date: November 19, 2009Inventors: Rainer Dorsch, Marta Junginger, Philipp Salz, Andreas Wagner, Gerhard Zilles
-
Publication number: 20070038834Abstract: The present invention relates to a method, and a respective system, and computer program product for sending data packets along a predefined data path, wherein the receipt of a packet is acknowledged within a predefined time delay that was preset and tuned according to the duration of the send process via said data path. Packets that were sent along the data path are also entered into a pipeline. The pipeline is tuned to have a depth of a predetermined number of clock cycles that correlates to the predefined time delay for the receipt of an acknowledgement message. For a packet in the output registers of the pipeline it is checked if an acknowledge message for the packet was received. Otherwise the packet will be sent again. Especially, the pipeline can be used as a bus trace vehicle.Type: ApplicationFiled: July 19, 2006Publication date: February 15, 2007Inventors: Rolf Fritz, Andreas Koenig, Susan Rubow, Christopher Smith, Gerhard Zilles
-
Publication number: 20070022276Abstract: The present invention relates to the processing of information in a computer with multiple stages wherein in each stage a particular, stage-specific work is done with or without stage-specific data. The present invention in particular adheres to the tracing of events which happen in each of these stages. In order to provide a method which generates trace information for work items which can be easier evaluated, it is proposed to perform the steps of: generating an entry in a trace pipeline for a work item; selecting a subset of trace information generated during the processing of said work item in a processing stage, adding said subset to said entry, and putting said entry to the next stage of said trace pipeline in every stage of said processing stages.Type: ApplicationFiled: July 19, 2006Publication date: January 25, 2007Inventors: Rolf Fritz, Andreas Koenig, Susan Rubow, Christopher Smith, Gerhard Zilles
-
Publication number: 20070022231Abstract: The present invention relates to a method and system for transferring a stream of data from a first higher-speed subsystem of a computer to a plurality of lower speed subsystems, wherein the stream is structured in a sequence of blocks of different bit length, and a block is to be transferred to a specific one of said lower-speed subsystems. A corresponding method uses a queue for buffering the data, which includes control bits [c], [u], [k] to encode the further processing relevant for the association of the data block with a specific one of said lower-speed subsystems, when the queue entry is decoded at the output register of the queue.Type: ApplicationFiled: July 19, 2006Publication date: January 25, 2007Inventors: Rolf Fritz, Andreas Koenig, Susan Rubow, Christopher Smith, Gerhard Zilles
-
Patent number: 7085865Abstract: The invention provides a method of transmitting data via a bus system coupling a plurality of bus participants with an arbitration procedure for the plurality of bus participants. The invention further enables bus arbitration during a first transmission since that the bus can be granted for a second transmission following the first transmission without wasting bus cycles. This is accomplished by determining the number of cycles remaining for the first transmission according to memory boundary and transmission packet boundary conditions.Type: GrantFiled: July 21, 2004Date of Patent: August 1, 2006Assignee: International Business Machines CorporationInventors: Juergen Haess, Ingemar Holm, Hartmut Ulland, Gerhard Zilles
-
Publication number: 20050060454Abstract: The invention provides a method of transmitting data via a bus system coupling a plurality of bus participants with an arbitration procedure for the plurality of bus participants. The invention further enables bus arbitration during a first transmission since that the bus can be granted for a second transmission following the first transmission without wasting bus cycles. This is accomplished by determining the number of cycles remaining for the first transmission according to memory boundary and transmission packet boundary conditions.Type: ApplicationFiled: July 21, 2004Publication date: March 17, 2005Applicant: International Business Machines CorporationInventors: Juergen Haess, Ingemar Holm, Hartmut Ulland, Gerhard Zilles
-
Patent number: 5694400Abstract: Discloses a device and a method for checking by means of a checker (100). the data incorporating check bits read into a memory stack. The device comprises a first counter (20), which is connected through logical gates (30a-d) with some of the memory input lines (25), and a second counter (80) between the checker (100) and the memory (50), which is connected through logical gates (70a-d) to the memory output lines (55) corresponding to the memory input lines (25) with the first (20) and the second (80). counters generating continuous binary values.Type: GrantFiled: August 10, 1995Date of Patent: December 2, 1997Assignee: International Business Machines CorporationInventors: Gilles Gervais, Ingemar Holm, Helmut Kohler, Thomas Koehler, Norbert Schumacher, Gerhard Zilles
-
Patent number: 5321706Abstract: A circuit for checking the memory array address and contents is described. The circuit consists of at least one write address counter (120) and at least one read address counter (130). Before a data word is read into the array, each of its check bits are XORed with one bit of the address location at which the word is to be written. On reading out the word, the check bits are again XORed with the bits of the address location to restore their original value and the parity of the data word is checked. If the parity is found to be incorrect then it is known that an error has occurred either on reading in or reading out and the appropriate action can be taken.Type: GrantFiled: June 24, 1991Date of Patent: June 14, 1994Assignee: International Business Machines CorporationInventors: Ingemar Holm, Helmut Kohler, Peter Mannherz, Norbert Schumacher, Gerhard Zilles