Patents by Inventor Gianfranco Cerofolini
Gianfranco Cerofolini has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080246158Abstract: A method for realizing a nanometric circuit architecture includes: realizing plural active areas on a semiconductor substrate; realizing on the substrate a seed layer of a first material; realizing a mask-spacer of a second material on the seed layer in a region comprised between the active areas; realizing a mask overlapping the mask-spacer and extending in a substantially perpendicular direction thereto; selectively removing the seed layer exposed on the substrate; selectively removing the mask and the mask-spacer obtaining a seed-spacer comprising a linear portion extending in that region and a portion substantially orthogonal thereto; realizing by MSPT from the seed-spacer an insulating spacer reproducing at least part of the profile of the seed-spacer realizing by MSPT a nano-wire of conductive material from the seed-spacer or insulating spacer, the nano-wire comprising a first portion at least partially extending in the region and a second portion contacting a respective active area.Type: ApplicationFiled: February 28, 2005Publication date: October 9, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Danilo Mascolo, Gianfranco Cerofolini
-
Patent number: 7432120Abstract: Method for manufacturing a hosting structure of nanometric elements comprising the steps of depositing on an upper surface of a substrate, of a first material, a block-seed having at least one side wall. Depositing on at least one portion of sad surface and on the block-seed a first layer, of predetermined thickness of a second material, and subsequently selectively and anisotropically etching it to form a spacer-seed adjacent to the side wall. The cycle of deposition and selective etching steps of a predetermined material are repeated n times (n?2), with at least one spacer formed in each cycle. This predetermined material is different for each pair of consecutive depositions. The above n steps provides at least one multilayer body. Further selective etching removes every other spacers to provide a plurality of nanometric hosting seats, which forms contact terminals for a plurality of molecular transistors hosted in said hosting seats.Type: GrantFiled: August 30, 2005Date of Patent: October 7, 2008Assignee: STMicroelectronics S.r.l.Inventors: Danilo Mascolo, Gianfranco Cerofolini, Gianguido Rizzotto
-
Publication number: 20080174024Abstract: A method for realizes electric connections in a semiconductor electronic device between a nanometric circuit architecture and standard electronic components.Type: ApplicationFiled: January 8, 2008Publication date: July 24, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Danilo Mascolo, Gianfranco Cerofolini
-
Publication number: 20070176208Abstract: A hosting structure of nanometric components is described comprising a substrate, a first multi-spacer level comprising a first plurality of spacers including first conductive spacers parallel to each other, and at least a second multi-spacer level realized above said first multi-spacer level and comprising a second plurality of spacers arranged transversally to said first plurality of spacers and including at least a lower discontinuous insulating layer and an upper layer, including in turn second conductive spacers. In particular, each pair of spacers of the second multi-spacer level defines with a spacer of the first multi-spacer level a plurality of nanometric hosting seats having at least a first and a second conduction terminal realized by portions of the first conductive spacers and of the second conductive spacers faced in the hosting seats. A method for manufacturing such a structure is also described.Type: ApplicationFiled: August 30, 2005Publication date: August 2, 2007Applicant: STMicroelectronics S.r.I.Inventors: Danilo Mascolo, Gianfranco Cerofolini, Gianguido Rizzotto
-
Publication number: 20070148975Abstract: A method realizes a multispacer structure including an array of spacers having same height. The method includes realizing, on a substrate, a sacrificial layer of a first material; b) realizing, on the sacrificial layer, a sequence of mask spacers obtained by SnPT, which are alternately obtained in at least two different materials; c) chemically etching one of the two different materials with selective removal of the mask spacers of this etched material and partial exposure of the sacrificial layer; d) chemically and/or anisotropically etching the first material with selective removal of the exposed portions of the sacrificial layer; e) chemically etching the other one of the two different materials with selective removal of the mask spacers of this etched material and obtainment of the multispacer structure.Type: ApplicationFiled: October 5, 2006Publication date: June 28, 2007Applicant: STMICROELECTRONICS S.R.L.Inventors: Danilo Mascolo, Gianfranco Cerofolini
-
Publication number: 20070038966Abstract: A method realizes an electric connection between a nanometric circuit and standard electronic components. The method includes: providing, above a semiconductor substrate, a seed having a notched wall substantially perpendicular to the substrate, the wall having n recesses spaced apart from one another; and realizing n conductive nanowires alternated with insulating nanowires. Each realization of a conductive nanowire fills a corresponding recess by a respective elbow-like portion of the conductive nanowire, and partially fills the other recesses by respective notched profile portions, thereby forming the nanometric circuit.Type: ApplicationFiled: July 7, 2006Publication date: February 15, 2007Applicant: STMicroelectronics S.r.I.Inventors: Gianfranco Cerofolini, Danilo Mascolo
-
Publication number: 20060051919Abstract: A hosting structure of nanometric components is described advantageously comprising: a substrate; n array levels on said substrate, with n?2, arranged consecutively on growing and parallel planes, each including a plurality of conductive spacers alternated with a plurality of insulating spacers and substantially perpendicular to said substrate, with definition between consecutive conductive spacers of at least a gap, conductive spacers of consecutive array levels lying on distinct and parallel planes, said gaps of different array levels being at least partially aligned along a direction substantially perpendicular to said substrate with definition of a plurality of transversal hosting seats extended along said direction and suitable for hosting at least a nanometric component. A nanometric electronic device is also described comprising such a hosting structure and a method for realizing it.Type: ApplicationFiled: August 30, 2005Publication date: March 9, 2006Applicant: STMicroelectronics S.r.l.Inventors: Danilo Mascolo, Gianfranco Cerofolini, Gianguido Rizzotto
-
Publication number: 20060051946Abstract: Method for manufacturing a hosting structure of nanometric elements comprising the steps of depositing on an upper surface of a substrate, of a first material, a block-seed having at least one side wall. Depositing on at least one portion of sad surface and on the block-seed a first layer, of predetermined thickness of a second material, and subsequently selectively and anisotropically etching it to form a spacer-seed adjacent to the side wall. The cycle of deposition and selective etching steps of a predetermined material are repeated n times (n?2), with at least one spacer formed in each cycle. This predetermined material is different for each pair of consecutive depositions. The above n steps provides at least one multilayer body. Further selective etching removes every other spacers to provide a plurality of nanometric hosting seats, which forms contact terminals for a plurality of molecular transistors hosted in said hosting seats.Type: ApplicationFiled: August 30, 2005Publication date: March 9, 2006Applicant: STMicroelectronics S.r.l.Inventors: Danilo Mascolo, Gianfranco Cerofolini, Gianguido Rizzotto
-
Patent number: 6890806Abstract: A method of fabricating a MOS transistor with a controllable and modulatable conduction path through a dielectric gate oxide is disclosed, wherein the transistor structure comprises a dielectric oxide layer formed between two silicon plates, and wherein the silicon plates overhang the oxide layer all around to define an undercut having a substantially rectangular cross-sectional shape. The method comprises the steps of: chemically altering the surfaces of the silicon plates to have different functional groups provided in the undercut from those in the remainder of the surfaces; and selectively reacting the functional groups provided in the undercut with an organic molecule having a reversibly reducible center and a molecular length substantially equal to the width of the undercut, thereby to establish a covalent bond to each end of the organic molecule.Type: GrantFiled: January 23, 2004Date of Patent: May 10, 2005Assignee: STMicroelectronics S.r.l.Inventors: Gianfranco Cerofolini, Giuseppe Ferla
-
Publication number: 20040152249Abstract: A method of fabricating a MOS transistor with a controllable and modulatable conduction path through a dielectric gate oxide is disclosed, wherein the transistor structure comprises a dielectric oxide layer formed between two silicon plates, and wherein the silicon plates overhang the oxide layer all around to define an undercut having a substantially rectangular cross-sectional shape. The method comprises the steps of: chemically altering the surfaces of the silicon plates to have different functional groups provided in the undercut from those in the remainder of the surfaces; and selectively reacting the functional groups provided in the undercut with an organic molecule having a reversibly reducible center and a molecular length substantially equal to the width of the undercut, thereby to establish a covalent bond to each end of the organic molecule.Type: ApplicationFiled: January 23, 2004Publication date: August 5, 2004Applicant: STMicroelectronics S.r.l.Inventors: Gianfranco Cerofolini, Giuseppe Ferla
-
Patent number: 6724009Abstract: A method of fabricating a MOS transistor with a controllable and modulatable conduction path through a dielectric gate oxide is disclosed, wherein the transistor structure comprises a dielectric oxide layer formed between two silicon plates, and wherein the silicon plates overhang the oxide layer all around to define an undercut having a substantially rectangular cross-sectional shape. The method comprises the steps of: chemically altering the surfaces of the silicon plates to have different functional groups provided in the undercut from those in the remainder of the surfaces; and selectively reacting the functional groups provided in the undercut with an organic molecule having a reversibly reducible center and a molecular length substantially equal to the width of the undercut, thereby to establish a covalent bond to each end of the organic molecule.Type: GrantFiled: July 18, 2002Date of Patent: April 20, 2004Assignee: STMicroelectronics S.r.l.Inventors: Gianfranco Cerofolini, Giuseppe Ferla
-
Publication number: 20030049895Abstract: A method of fabricating a MOS transistor with a controllable and modulatable conduction path through a dielectric gate oxide is disclosed, wherein the transistor structure comprises a dielectric oxide layer formed between two silicon plates, and wherein the silicon plates overhang the oxide layer all around to define an undercut having a substantially rectangular cross-sectional shape. The method comprises the steps of: chemically altering the surfaces of the silicon plates to have different functional groups provided in the undercut from those in the remainder of the surfaces; and selectively reacting the functional groups provided in the undercut with an organic molecule having a reversibly reducible center and a molecular length substantially equal to the width of the undercut, thereby to establish a covalent bond to each end of the organic molecule.Type: ApplicationFiled: July 18, 2002Publication date: March 13, 2003Applicant: STMicroelectronics S.r.I.Inventors: Gianfranco Cerofolini, Giuseppe Ferla
-
Patent number: 6303472Abstract: A process for cutting a trench in a silicon monocrystal in areas defined by a mask comprises forming a mask that defines an etched area on the surface of a monocrystalline silicon wafer which is eventually covered by a thin layer of oxide. Next, ions are implanted with a kinetic energy and in a dose sufficient to amorphize the silicon down to a predefined depth within the defined area, while maintaining the temperature of the wafer sufficiently low to prevent relaxation of point defects produced in the silicon and to prevent diffusion of the implanted ions in the crystal lattice of the silicon adjacent to the amorphized region. Dislodgment and expulsion of the amorphized portion in correspondence with interface with the adjacent crystal lattice of the silicon is initiated by heating the implanted wafer.Type: GrantFiled: June 29, 1998Date of Patent: October 16, 2001Assignee: STMicroelectronics S.r.l.Inventors: Giuseppe Queirolo, Giampiero Ottaviani, Gianfranco Cerofolini
-
Patent number: 6087729Abstract: An insulating film between stacked electrically conducting layers through which interconnections of integrated circuits are realized, is formed of an aerogel of an inorganic oxide on which organic monomers have been grafted under inert ion bombardment and successively further incorporated in the aerogel to fill at least partially the porosities of the inorganic aerogel. The composite dielectric material is thermally stable and has a satisfactory thermal budget. The method of forming an aerogel film includes the spinning of a precursor compound solution onto the wafer followed by supercritical solvent extraction carried out in the spinning chamber.Type: GrantFiled: April 17, 1998Date of Patent: July 11, 2000Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Gianfranco Cerofolini, Giorgio De Santi, Giuseppe Crisenza
-
Patent number: 5707899Abstract: A process for preparing an SOI structure with a deep thin oxide layer which comprises, in succession, a first ion implantation at an oxygen fluence within the range of 10.sup.15 -10.sup.16 ions/cm.sup.2, thermal treatment at a temperature within the range of 600.degree.-900.degree. C., a second ion implantation at an oxygen fluence within the range of 2.times.10.sup.17 -8.times.10.sup.17 ions/cm.sup.2, and a final thermal treatment at a temperature within the range of 1150.degree.-1400.degree. C.Type: GrantFiled: September 7, 1994Date of Patent: January 13, 1998Assignee: Istituto Guido Donegani S.p.A.Inventors: Gianfranco Cerofolini, Laura Meda
-
Patent number: 4965219Abstract: The method involves the formation above the substrate of regions of epitaxial type automatically aligned with the gate electrode and designed to form the source and drain regions of the transistor. These regions are doped by ion implantation using a comparatively low implantation energy such that the doping agent does not penetrate into the substrate. By providing the source and drain junctions on the surface of the substrate, rather than in the substrate, there are no lateral junction capacitances and the horizontal dimensions of the IGFET may be reduced, with the result that high response speeds and high integration densities are obtained.Type: GrantFiled: January 19, 1990Date of Patent: October 23, 1990Assignee: SGS Microelettronica SpAInventor: Gianfranco Cerofolini
-
Patent number: 4468852Abstract: Two patches of silicon nitride are formed above spaced-apart regions of an n-type substrate (2) on an overlying oxide layer (8) of small thickness. Arsenic ions are then implanted through the oxide layer in substrate areas not covered by the patches whereupon one patch (10a) and an adjoining portion of the oxide layer are covered by a masking layer (15) of polycrystalline silicon, leaving unprotected the second patch (10b) and an oxide portion adjacent thereto. The wafer is then bombarded with boron ions, first at a relatively low concentration and high energy level to penetrate the oxide layer as well as the second patch (10b) and then, after an intervening high-temperature heat treatment in a nonoxidizing atmosphere, at a relatively high concentration and low energy level. This results in the formation of a p-well (17) bounded by an n+ guard zone (23) and partly underreaching same, with an exposed area of that guard zone converted to p+ conductivity by the second-stage boron bombardment.Type: GrantFiled: April 5, 1983Date of Patent: September 4, 1984Assignee: SGS-Ates Componenti Elettronici S.p.A.Inventor: Gianfranco Cerofolini
-
Patent number: 4277291Abstract: Two patches of silicon nitride are formed above spaced-apart regions of an n-type substrate (2) on an overlying oxide layer (8) of small thickness. Arsenic ions are then implanted through the oxide layer in substrate areas not covered by the patches whereupon one patch (10a) and an adjoining portion of the oxide layer are covered by a photoresist mask (14), leaving unprotected the second patch (10b) and an oxide portion adjacent thereto. The wafer is then bombarded with boron ions, first at a relatively low energy level to penetrate the last-mentioned oxide portion and then at a higher energy level with additional penetration of the second patch (10b) to form a p-well (18) bounded by a p+ guard zone (20); the previously implanted arsenic ions in the unbombarded area form an n+ guard zone (22).Type: GrantFiled: January 21, 1980Date of Patent: July 7, 1981Assignee: SGS-ATES Componenti Elettronici S.p.A.Inventors: Gianfranco Cerofolini, Giuseppe Ferla