Patents by Inventor Gilles Dubost
Gilles Dubost has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9880608Abstract: An application processor includes a central processing unit (CPU), intellectual properties (IPs), a hardware power management unit (PMU) configured to determine whether the application processor is in system idle based on a first idle signal output from the CPU and output control signals as a result of the determination, and a clock signal supply control circuit configured to change an output signal supplied to the CPU and the IPs from clock signals to an oscillation clock signal, based on the control signals. The oscillation clock signal has a frequency lower than that of the clock signals.Type: GrantFiled: August 31, 2015Date of Patent: January 30, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young Duk Kim, Gilles Dubost, Jinpyo Park, Seung Chull Suh, Jae Gon Lee, Sang Wook Ju, Jung Hun Heo
-
Publication number: 20160062437Abstract: An application processor includes a central processing unit (CPU), intellectual properties (IPs), a hardware power management unit (PMU) configured to determine whether the application processor is in system idle based on a first idle signal output from the CPU and output control signals as a result of the determination, and a clock signal supply control circuit configured to change an output signal supplied to the CPU and the IPs from clock signals to an oscillation clock signal, based on the control signals. The oscillation clock signal has a frequency lower than that of the clock signals.Type: ApplicationFiled: August 31, 2015Publication date: March 3, 2016Inventors: Young Duk KIM, Gilles DUBOST, Jinpyo PARK, Seung Chull SUH, Jae Gon LEE, Sang Wook JU, Jung Hun HEO
-
Patent number: 8812885Abstract: A device is provided that includes a chip having a processor and wake-up logic. The device also includes power management circuitry coupled to the chip. The power management circuitry selectively provides a core power supply and an input/output (I/O) power supply to the chip. Even if the power management circuitry cuts off the core power supply to the chip, the wake-up logic detects and responds to wake-up events based on power provided by the I/O power supply.Type: GrantFiled: April 2, 2007Date of Patent: August 19, 2014Assignee: Texas Instruments IncorporatedInventors: Philippe Royannez, Gilles Dubost, Christophe Vatinel, William Douglas Wilson, Vinod Menezes, Hugh Mair, James Sangwon Song
-
Patent number: 8458429Abstract: An apparatus and method for dynamically modifying one or more operating conditions of a memory controller in an electronic device. Operating conditions may comprise clock frequency and power, which may be modified or removed. Dynamic modification of operating conditions may be done for purposes of optimizing a parameter, such as power consumption. A mode, referred to as idle mode, may be used as a transitional or operational mode for the memory controller. The performance of the memory controller may dynamically vary in response to changes in its operating conditions. As such, the memory controller may comprise multiple modes, or submodes, of operation. The performance of the memory controller may depend on the type of memory it controls, for instance Double Data Rate (DDR) Dynamic Random Access Memory (DRAM).Type: GrantFiled: November 30, 2007Date of Patent: June 4, 2013Assignee: Texas Instruments IncorporatedInventors: Franck Dahan, Gilles Dubost, Sylvain Dubois
-
Patent number: 8278980Abstract: An apparatus for clock/voltage scaling includes a device power manager arranged to supply a scalable frequency clock to an interface; a delay-locked loop, supplied by a constant fixed frequency clock and a constant voltage, arranged to generate a unique code depending on process, voltage, and/or temperature; and controlled delay line elements coupled to the delay-locked loop, arranged to generate an appropriate delayed data strobe based on the unique code. A method for a digital phase lock loop high speed bypass mode includes providing a first digital phase lock loop in a first high speed clock domain; providing a second digital phase lock loop in a second clock domain; controlling an output of a first glitchless multiplexer according to preselected settings using a device power manager synchronized locally; and controlling an output of a second glitchless multiplexer using a control logic element of the second digital phase lock loop.Type: GrantFiled: May 31, 2012Date of Patent: October 2, 2012Assignee: Texas Instruments IncorporatedInventors: Gilles Dubost, Franck Dahan, Hugh Thomas Mair, Sylvain Dubois
-
Publication number: 20120235716Abstract: An apparatus for clock/voltage scaling includes a device power manager arranged to supply a scalable frequency clock to an interface; a delay-locked loop, supplied by a constant fixed frequency clock and a constant voltage, arranged to generate a unique code depending on process, voltage, and/or temperature; and controlled delay line elements coupled to the delay-locked loop, arranged to generate an appropriate delayed data strobe based on the unique code. A method for a digital phase lock loop high speed bypass mode includes providing a first digital phase lock loop in a first high speed clock domain; providing a second digital phase lock loop in a second clock domain; controlling an output of a first glitchless multiplexer according to preselected settings using a device power manager synchronized locally; and controlling an output of a second glitchless multiplexer using a control logic element of the second digital phase lock loop.Type: ApplicationFiled: May 31, 2012Publication date: September 20, 2012Inventors: GILLES DUBOST, Franck Dahan, Hugh Thomas Mair, Sylvain Dubois
-
Patent number: 8207764Abstract: An apparatus for clock/voltage scaling includes a device power manager arranged to supply a scalable frequency clock to an interface; a delay-locked loop, supplied by a constant fixed frequency clock and a constant voltage, arranged to generate a unique code depending on process, voltage, and/or temperature; and controlled delay line elements coupled to the delay-locked loop, arranged to generate an appropriate delayed data strobe based on the unique code. A method for a digital phase lock loop high speed bypass mode includes providing a first digital phase lock loop in a first high speed clock domain; providing a second digital phase lock loop in a second clock domain; controlling an output of a first glitchless multiplexer according to preselected settings using a device power manager synchronized locally; and controlling an output of a second glitchless multiplexer using a control logic element of the second digital phase lock loop.Type: GrantFiled: October 28, 2009Date of Patent: June 26, 2012Assignee: Texas Instruments IncorporatedInventors: Gilles Dubost, Franck Dahan, Hugh Thomas Mair, Sylvain Dubois
-
Publication number: 20110095794Abstract: An apparatus for clock/voltage scaling includes a device power manager arranged to supply a scalable frequency clock to an interface; a delay-locked loop, supplied by a constant fixed frequency clock and a constant voltage, arranged to generate a unique code depending on process, voltage, and/or temperature; and controlled delay line elements coupled to the delay-locked loop, arranged to generate an appropriate delayed data strobe based on the unique code. A method for a digital phase lock loop high speed bypass mode includes providing a first digital phase lock loop in a first high speed clock domain; providing a second digital phase lock loop in a second clock domain; controlling an output of a first glitchless multiplexer according to preselected settings using a device power manager synchronized locally; and controlling an output of a second glitchless multiplexer using a control logic element of the second digital phase lock loop.Type: ApplicationFiled: October 28, 2009Publication date: April 28, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Gilles Dubost, Franck Dahan, Hugh Thomas Mair, Sylvain Dubois
-
Patent number: 7840827Abstract: An apparatus and method for power management of a display system. A display controller couples to a memory storage device. A frame buffer in the memory storage device is filled with frames of information for display on a display device. The frames of information transfer to a display buffer in the display controller. The display controller transmits the frames of information from the display buffer to the display device. When frame information is not being transferred to the display controller, the display controller and the memory storage device may separately enter a power saving state. In power saving state, the display controller may continue to transmit frame information to the display device; however, power and a clock signal to components of display controller may be limited. When the display buffer is almost empty, the display controller exits power saving state to fill the display buffer.Type: GrantFiled: November 13, 2006Date of Patent: November 23, 2010Assignee: Texas Instruments IncorporatedInventors: Franck Dahan, Franck Seigneret, Gilles Dubost, Jean Noel
-
Patent number: 7809961Abstract: An apparatus and method for controlling standby mode in an electronic device. In standby mode, power and clock signals are reduced or stopped to conserve power. The apparatus includes an initiator module coupled to a power and clock control module (PCCM). When the initiator module meets conditions for standby mode, the initiator module sends a standby signal to the PCCM and does not interact with other initiator, target, or interconnect modules. When the PCCM communicates a wait signal, the initiator module enters standby mode. When the initiator module detects a wakeup event, the standby signal is deactivated. In this state, the initiator module may process information but may not interact with other modules. When the PCCM deactivates the wait signal and returns power and clock signal to steady state levels, initiator module may resume normal operation.Type: GrantFiled: November 13, 2006Date of Patent: October 5, 2010Assignee: Texas Instruments IncorporatedInventors: Franck Dahan, Franck Seigneret, Gilles Dubost
-
Patent number: 7587525Abstract: An apparatus and method for conserving power in a memory information transfer system. The system may include a direct memory access (DMA) controller coupled to a memory storage device and a peripheral device. The DMA controller transfers information from the memory storage device to a buffer in the peripheral device. The DMA controller may also transfer information from the buffer in the peripheral device to the memory storage device. When the peripheral device buffer does not have to be filled or emptied by the DMA controller, the DMA controller enters a standby mode. When the peripheral device buffer is full or empty, the DMA controller exits standby mode, empties or fills the peripheral device buffer, and reenters standby mode.Type: GrantFiled: May 15, 2006Date of Patent: September 8, 2009Assignee: Texas Instruments IncorporatedInventors: Franck Dahan, Franck Seigneret, Gilles Dubost
-
Publication number: 20080307240Abstract: An electronic circuit including a power managed circuit (2610), and a power management control circuit (3570) coupled to the power managed circuit (2610) and operable to select between at least a first operating performance point (OPP1) and a second higher operating performance point (OPP2) for the power managed circuit (2610), each performance point including a respective pair (Vn, Fn) of voltage and operating frequency, and the power management control circuit (3570) further operable to control dynamic power switching of the power managed circuit (2610) based on a condition wherein the power managed circuit (2610) at a given operating performance point has a static power dissipation (4820.1), and the dynamic power switching puts the power managed circuit in a lower static power state (4860.1) that dissipates less power than the static power dissipation (4820.1).Type: ApplicationFiled: June 8, 2007Publication date: December 11, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Franck Dahan, Gilles Dubost, Gordon Gammie, Uming Ko, Hugh Mair, Sang-Won Song, Alice Wang, William D. Wilson
-
Publication number: 20080162980Abstract: An apparatus and method for dynamically modifying one or more operating conditions of a memory controller in an electronic device. Operating conditions may comprise clock frequency and power, which may be modified or removed. Dynamic modification of operating conditions may be done for purposes of optimizing a parameter, such as power consumption. A mode, referred to as idle mode, may be used as a transitional or operational mode for the memory controller. The performance of the memory controller may dynamically vary in response to changes in its operating conditions. As such, the memory controller may comprise multiple modes, or submodes, of operation. The performance of the memory controller may depend on the type of memory it controls, for instance Double Data Rate (DDR) Dynamic Random Access Memory (DRAM).Type: ApplicationFiled: November 30, 2007Publication date: July 3, 2008Inventors: Franck Dahan, Gilles Dubost, Sylvain Dubois
-
Publication number: 20080162969Abstract: A device is provided that includes a chip having a processor and wake-up logic. The device also includes power management circuitry coupled to the chip. The power management circuitry selectively provides a core power supply and an input/output (I/O) power supply to the chip. Even if the power management circuitry cuts off the core power supply to the chip, the wake-up logic detects and responds to wake-up events based on power provided by the I/O power supply.Type: ApplicationFiled: April 2, 2007Publication date: July 3, 2008Applicant: Texas Instruments IncorporatedInventors: Philippe Royannez, Gilles Dubost, Christophe Vantinel, William Douglas Wilson, Vinod Menezes, Hugh Mair, James Sangwon Song
-
Publication number: 20070130383Abstract: An apparatus and method for conserving power in a memory information transfer system. The system may include a direct memory access (DMA) controller coupled to a memory storage device and a peripheral device. The DMA controller transfers information from the memory storage device to a buffer in the peripheral device. The DMA controller may also transfer information from the buffer in the peripheral device to the memory storage device. When the peripheral device buffer does not have to be filled or emptied by the DMA controller, the DMA controller enters a standby mode. When the peripheral device buffer is full or empty, the DMA controller exits standby mode, empties or fills the peripheral device buffer, and reenters standby mode.Type: ApplicationFiled: May 15, 2006Publication date: June 7, 2007Inventors: Franck Dahan, Franck Seigneret, Gilles Dubost
-
Publication number: 20070130482Abstract: An apparatus and method for controlling idle mode in an electronic device. In idle mode, power and clock signals are reduced or stopped to conserve power. The apparatus includes a target module coupled to a power and clock control module (PCCM). The PCCM sends an idleack signal to the target module when at least one initiator module within the device is in a power saving mode. When the target module satisfies conditions for idle mode, the target module sends an idleack signal to the PCCM and enters idle mode. In this state, the target module may process information but may not interact with other modules. When the target module detects a wakeup event, a wakeup signal is sent to the PCCM. When the PCCM returns the normal power and clock signal to the target module, the target module may resume normal operation.Type: ApplicationFiled: November 13, 2006Publication date: June 7, 2007Inventors: Franck Dahan, Franck Seigneret, Gilles Dubost
-
Publication number: 20070109292Abstract: An apparatus and method for power management of a display system. A display controller couples to a memory storage device. A frame buffer in the memory storage device is filled with frames of information for display on a display device. The frames of information transfer to a display buffer in the display controller. The display controller transmits the frames of information from the display buffer to the display device. When frame information is not being transferred to the display controller, the display controller and the memory storage device may separately enter a power saving state. In power saving state, the display controller may continue to transmit frame information to the display device; however, power and a clock signal to components of display controller may be limited. When the display buffer is almost empty, the display controller exits power saving state to fill the display buffer.Type: ApplicationFiled: November 13, 2006Publication date: May 17, 2007Inventors: Franck Dahan, Franck Seigneret, Gilles Dubost, Jean Noel
-
Publication number: 20070113111Abstract: An apparatus and method for controlling standby mode in an electronic device. In standby mode, power and clock signals are reduced or stopped to conserve power. The apparatus includes an initiator module coupled to a power and clock control module (PCCM). When the initiator module meets conditions for standby mode, the initiator module sends a standby signal to the PCCM and does not interact with other initiator, target, or interconnect modules. When the PCCM communicates a wait signal, the initiator module enters standby mode. When the initiator module detects a wakeup event, the standby signal is deactivated. In this state, the initiator module may process information but may not interact with other modules. When the PCCM deactivates the wait signal and returns power and clock signal to steady state levels, initiator module may resume normal operation.Type: ApplicationFiled: November 13, 2006Publication date: May 17, 2007Inventors: Franck Dahan, Franck Seigneret, Gilles Dubost