Patents by Inventor Giuliano Imondi
Giuliano Imondi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070022332Abstract: Memory devices and methods of operating memory devices provide for using differing potentials during erase verify operations facilitate normal erase operations and subsequent erase check operations. Such apparatus and methods facilitate subsequent checks for data gain of erased memory cells using abbreviated procedures compared to normal erase operations.Type: ApplicationFiled: September 12, 2006Publication date: January 25, 2007Inventors: Giuliano Imondi, Giovanni Naso
-
Publication number: 20060239099Abstract: The fuse and latch circuit has a Floating gate Avalanche injection Metal Oxide Semiconductor (FAMOS) transistor (fuse) that is coupled to a read circuit. The read circuit includes circuitry that reduces the drive strength of the fuse. A transmission gate couples the read circuit to the latch circuit. The transmission gate isolates the fuse from the latch. When a reset condition occurs, the data that was in latch circuit remains after the reset condition is complete.Type: ApplicationFiled: June 22, 2006Publication date: October 26, 2006Inventor: Giuliano Imondi
-
Publication number: 20060126411Abstract: A memory device for multichannel continuous or fixed burst mode operation includes multiple burst address counter circuits and associated control logic to minimize latency which would otherwise occur in multichannel operation.Type: ApplicationFiled: January 31, 2006Publication date: June 15, 2006Inventors: Giuliano Imondi, Maurizio Zenzo, Mario Fazio
-
Publication number: 20050270879Abstract: The fuse and latch circuit has a Floating gate Avalanche injection Metal Oxide Semiconductor (FAMOS) transistor (fuse) that is coupled to a read circuit. The read circuit includes circuitry that reduces the drive strength of the fuse. A transmission gate couples the read circuit to the latch circuit. The transmission gate isolates the fuse from the latch. When a reset condition occurs, the data that was in latch circuit remains after the reset condition is complete.Type: ApplicationFiled: August 4, 2005Publication date: December 8, 2005Inventor: Giuliano Imondi
-
Publication number: 20050207233Abstract: Methods and apparatus for a memory device including a burst architecture employ a double bus architecture that is multiplexed onto an output bus. The resulting architecture effectively facilitates doubling throughput without increasing memory device latency.Type: ApplicationFiled: June 1, 2005Publication date: September 22, 2005Inventors: Girolamo Gallo, Giuliano Imondi, Giovanni Naso, Tommaso Vali
-
Publication number: 20050007854Abstract: The fuse and latch circuit has a Floating gate Avalanche injection Metal Oxide Semiconductor (FAMOS) transistor (fuse) that is coupled to a read circuit. The read circuit includes circuitry that reduces the drive strength of the fuse. A transmission gate couples the read circuit to the latch circuit. The transmission gate isolates the fuse from the latch. When a reset condition occurs, the data that was in latch circuit remains after the reset condition is complete.Type: ApplicationFiled: December 2, 2003Publication date: January 13, 2005Inventor: Giuliano Imondi
-
Patent number: 6005820Abstract: A field memory having a distributed architecture is disclosed and in particular a memory arranged in block, wherein each block stores a bit or bits of said word, said bits having a predetermined position within said word. The distributed architecture improves the transfer of data between the input/output buffers and the internal registers of the memory. A data cache and an improved input erasable realisation are also disclosed.Type: GrantFiled: June 6, 1996Date of Patent: December 21, 1999Assignee: Texas Instruments IncorporatedInventors: Giuliano Imondi, Stefano Menichelli, Carlo Sansone
-
Patent number: 5457771Abstract: Integrated circuit with a non-volatile variable resistor which is particularly adapted for use in a neuronic network. The integrated circuit comprises a symmetrically replicated structure including a floating gate MOS transistor (TRP; TRN) and an EEPROM memory cell based upon N-channel MOS transistors and including a read-out MOS transistor (TSP; TSN) and a tunnel-effect charge injection MOS element (TUNP; TUNN), with floating gates. The floating gates of all transistors and of the tunnel-effect element are connected together, with the ends of the resistor (R1P, R2P; R1N, R2N) being taken out from the source and drain regions of the floating gate MOS transistor.Type: GrantFiled: September 18, 1991Date of Patent: October 10, 1995Assignee: Texas Instruments IncorporatedInventors: Giuliano Imondi, Giulio Marotta, Eros Pasero, Giulio Porrovecchio, Giuseppe Savarese
-
Patent number: 5319604Abstract: Circuitry and a method are provided for selectively switching a negative voltage (-V.sub.nn) to portions of CMOS integrated circuits, which circuitry comprises a switching/decoding matrix. The switching/decoding matrix comprises a control and decode logic (CDL) which controls signal VPPENABLE to control a positive charge pump (PCP) producing positive voltage (+V.sub.pp) and which further controls signal VNNENABLE to control a negative charge pump (NCP) producing said negative voltage (-V.sub.nn). The switching/decoding matrix further comprises, for each line to be switched, a switching module which comprises a PMOS transistor (PS) having its source connected to said line and its drain connected to receive said negative voltage (-V.sub.nn) produced by said negative charge pump (NCP). The PMOS transistor (PS) gate is driven by a drive circuit being in turn driven by said control and decode logic (CDL) and connected so as to receive the positive voltage (+V.sub.pp) provided by said positive charge pump (PCP).Type: GrantFiled: May 8, 1991Date of Patent: June 7, 1994Assignee: Texas Instruments IncorporatedInventors: Giuliano Imondi, Giulio Marotta, Giulio Porrovecchio, Giuseppe Savarese
-
Patent number: 5299286Abstract: Data processing system implementing architecture of a neural network which is subject to a learning process, wherein the data processing system includes n.times.n synapses arranged in an array of j rows and i columns. A plurality of operational amplifiers respectively corresponding to the rows of the array are provided, with each operational amplifier defining a neuron. The input terminals of all of the synapses arranged in a respective column of the array are connected together and define n inputs of the neural network. The output terminals of the synapses arranged in a respective row of the array are connected together and serve as the inputs to a corresponding one of the plurality of operational amplifiers. Each synapse includes a capacitor connected between ground potential and the input terminal for weighting the synapse by storing a weighting voltage applied thereto. A random access memory has digitally stored voltage values for weighting all of the synapses.Type: GrantFiled: January 30, 1992Date of Patent: March 29, 1994Assignee: Texas Instruments IncorporatedInventors: Giuliano Imondi, Giulio Marotta, Giulio Porrovecchio, Giuseppe Savarese, Luciano Talamonti
-
Patent number: 5274743Abstract: The subject of the invention is a learning system for a neural net physically insertable in the learning process, which comprises a detecting member for presenting to said neural net the basic information set that said neural net has to learn in order to provide a desired response; a microprocessor suitable to iteratively execute a learning algorithm based on a comparison among said basic information set itself, the response that the neural net provides and the response that one wants to obtain from the neural net (see FIG. 1).Type: GrantFiled: January 30, 1992Date of Patent: December 28, 1993Assignee: Texas Instruments IncorporatedInventors: Giuliano Imondi, Giulio Marotta, Giulio Porrovecchio, Giuseppe Savarese
-
Patent number: 5265052Abstract: A circuit for applying reading, programming and erasing voltages to a wordline in a floating-gate-type EEPROM cell array comprising a positive voltage switching circuit, a first isolating transistor, and a second isolating transistor. The positive voltage switching circuit may include an inverter with feedback transistor and a third isolating transistor. In one embodiment, the positive voltage switching circuit is capable of switching up to three positive voltage values and reference voltage to the wordline terminal.Type: GrantFiled: June 29, 1992Date of Patent: November 23, 1993Assignee: Texas Instruments IncorporatedInventors: Sebastiano D'Arrigo, Giuliano Imondi, Sung-Wei Lin, Gill Manzur
-
Patent number: 4823318Abstract: A circuit for applying reading, programming and erasing voltages to a wordline in a floating-gate-type EEPROM cell array comprising four P-channel transistors and two N-channel transistors as well as four switches. The circuit comprises a two-transistor inverter with a feedback transistor and three isolating transistors that prevent excessive currents and voltages from damaging internal and external circuit components.Type: GrantFiled: September 2, 1988Date of Patent: April 18, 1989Assignee: Texas Instruments IncorporatedInventors: Sebastiano D'Arrigo, Giuliano Imondi, Sung-Wei Lin, Manzur Gill
-
Patent number: 4823320Abstract: A fuse circuit for an integrated circuit chip which includes a non-volatile memory element, a circuit programmer for the memory element, and a read circuit for detecting the programmed states of the memory element and providing output signal levels corresponding to the programmed states. A switch is coupled to the read circuit output and switches from an open to a closed position in response to a selected output signal level.Type: GrantFiled: May 8, 1986Date of Patent: April 18, 1989Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Sebastiano D'Arrigo, Giuliano Imondi, Sossio Vergara
-
Patent number: 4760555Abstract: A non-volatile memory device formed on a face of a semiconductor substrate which includes an array of electrically programmable read only memory cells, a Y address decoder coupled to said array and first and second sets of input/output lines coupled to said Y address decoder. Switch means isolates either the first or second set of input/output lines from the Y decoder. A programmable non-volatile memory element is coupled to programming ones of the input lines and is programmable into a programmed state from an unprogrammed state in response to a programming voltage applied to programming ones of the first set of input lines. A control circuit is coupled to the switch means and to the memory element for isolating the first or second set in response to an external signal applied to a selecting one of the first set of input/output lines and in response to the state of the non-volatile memory element.Type: GrantFiled: April 21, 1986Date of Patent: July 26, 1988Assignee: Texas Instruments IncorporatedInventors: Tito Gelsomini, Giuliano Imondi
-
Patent number: 4736342Abstract: An array of electrically programmable semiconductor memory cells of a type having electrically conducting odd and even row lines, left and right column and ground lines and field oxide regions separating adjacent left and right cells. The array has a field plate over the field oxide region which extends underneath both odd and even row lines. A driver is coupled to the odd and even row lines in order to drive one of them to substantially ground potential while the other is driven high to a cell selection voltage.Type: GrantFiled: November 15, 1985Date of Patent: April 5, 1988Assignee: Texas Instruments IncorporatedInventors: Giuliano Imondi, Michael C. Smayling, Sossio Vergara, Sebastiano D'Arrigo
-
Patent number: 4723114Abstract: An integrated circuit oscillator which includes a capacitor, a reference current source coupled to the capacitor used to charge the latter, and a trigger circuit coupled to the capacitor having an upper input threshold for changing from a first state to a second state and a lower input threshold for changing from the second to the first state. A discharge circuit is coupled to the trigger circuit and is operative to discharge the capacitor in response to the trigger circuit changing states and to cease the discharging on changing back to its original state.Type: GrantFiled: July 7, 1986Date of Patent: February 2, 1988Assignee: Texas Instruments IncorporatedInventors: Sebastiano D'Arrigo, Giuliano Imondi, Sossio Vergara
-
Patent number: 4716322Abstract: A device for controlling the states of various parts of a main circuit during "power-on" operations which includes an auxiliary circuit for generating a disabling signal when the value of the main circuit supply voltage is below a threshold value for use in disabling the parts of the main circuit.Type: GrantFiled: March 25, 1986Date of Patent: December 29, 1987Assignee: Texas Instruments IncorporatedInventors: Sebastiano D'Arrigo, Giuliano Imondi, Sossio Vergara
-
Patent number: 4706011Abstract: A circuit for sensing a voltage present on an input line higher than a supply voltage V.sub.DD which includes an isolation switch coupled between the input line and an output line, a threshold adjustment diode coupled in series with the isolation switch also between the input and output lines for establishing a voltage above V.sub.DD at which the isolation switch turns on and a constant current source coupled from an output of the sensing circuit and ground.Type: GrantFiled: July 7, 1986Date of Patent: November 10, 1987Assignee: Texas Instruments IncorporatedInventors: Sossio Vergara, Sebastiano D'Arrigo, Giuliano Imondi
-
Patent number: 4652837Abstract: An oscillator for an integrated circuit which includes a Schmitt trigger having an upper threshold voltage V.sub.H and a lower threshold voltage V.sub.L, a capacitor coupled between an input to the trigger and ground, a current generator coupled to the trigger input for charging the capacitor at a constant rate and a current generator coupled to the trigger input for discharging the capacitor at a constant rate. A charge switch in series with the charging current generator reversibly couples the charging current generator between a source of high voltage and the trigger input in response to a change in state of the trigger from a first state to a second state. A discharge switch in series with the discharging current generator reversibly couples the latter across the capacitor in response to a change in state of the trigger from the second state to the first state.Type: GrantFiled: November 15, 1985Date of Patent: March 24, 1987Assignee: Texas Instruments IncorporatedInventors: Sebastiano D'Arrigo, Giuliano Imondi, Sossio Vergara