Abstract: A method and circuitry are disclosed for monitoring the performance of a switching system such as a switch mode converter by monitoring the duty cycle of the system. With respect to a switch mode converter, its duty cycle is a parameter which determines whether or not the converter is in jeopardy of loosing its ability to regulate an output voltage. As long as the duty cycle of the converter is below a given threshold, which may approach 100 percent, the converter has the ability to continue regulating the output voltage. The method and circuitry disclosed herein monitor a signal of the converter having a duty cycle related to the duty cycle of the converter and provide a signal indicating when the duty cycle of the converter is equal to or greater than a predetermined threshold duty cycle.

Abstract: A switch mode converter is disclosed which has an improved base drive therefor. The switch mode converter includes a pair of primary transistor switches each of which is connected to a transformer having a feedback winding connected to the respective transistor in a proportional base drive configuration. A controller circuit controls a switch connected in series with the primary winding of each transformer to switch the current supplied to the primary winding of each transformer from first and second current supplying circuits. Each second current supplying circuit temporarily supplies current to the transformer during the time that the respective transistor is being switched off to shorten the turn-off time of the transistor. The second current supplying circuits are coupled to the output of the primary switches and each is supplied with energy only when the respective transistor is switched on, and therefore do not saturate the transformer or continuously dissipate power.

Abstract: A method and circuitry are disclosed for ensuring that cross-conduction of a pair of primary switches coupled across a DC input voltage in a switch mode converter does not occur based on the actual state of the primary switches. The DC input is coupled to the output of the primary switches through a respective primary switch during first and second time periods in respective half cycles of the converter. Each first and second time period is separated by a deadband during which signals are provided to turn each primary switch off. The state of the primary switches is monitored during the deadband, and the deadband is maintained before progressing into the next first or second time period until both primary switches of the pair are off. Converters utilizing the method and circuitry for accomplishing the foregoing are also disclosed.