Patents by Inventor Glenn Tremblay
Glenn Tremblay has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8812907Abstract: A computer system configured to provide fault tolerance includes a first host system and a second host system. The first host system is programmed to monitor a number of portions of memory of the first host system that have been modified by a guest running on the first host system and, upon determining that the number of portions exceeds a threshold level, determine that a checkpoint needs to be created. Upon determining that the checkpoint needs to be created, operation of the guest is paused and checkpoint data is generated. After generating the checkpoint data, operation of the guest is resumed while the checkpoint data is transmitted to the second host system.Type: GrantFiled: July 19, 2011Date of Patent: August 19, 2014Assignee: Marathon Technologies CorporationInventors: Thomas D. Bissett, Paul A. Leveille, Ted M. Lin, Jerry Melnick, Angel L. Pagan, Glenn A. Tremblay
-
Patent number: 7877552Abstract: A symmetric multiprocessing fault-tolerant computer system controls memory access in a symmetric multiprocessing computer system. To do so, virtual page structures are created, where the virtual page structures reflect physical page access privileges to shared memory for processors in a symmetric multiprocessing computer system. Access to shared memory is controlled based on physical page access privileges reflected in the virtual paging structures to coordinate deterministic shared memory access between processors in the symmetric multiprocessing computer system. A symmetric multiprocessing fault-tolerant computer system may use duplication or continuous replay.Type: GrantFiled: May 23, 2006Date of Patent: January 25, 2011Assignee: Marathon Technologies CorporationInventors: Paul A. Leveille, Thomas D. Bissett, Stephen S. Corbin, Jerry Melnick, Glenn A. Tremblay, Satoshi Watanabe, Keiichi Koyama
-
Publication number: 20090240916Abstract: A fault tolerant/fault resilient computer system includes a first coserver and a second coserver. The first coserver includes a first application environment (AE) processor and a first I/O subsystem processor on a first common motherboard. The second coserver includes a second AE processor and a second I/O subsystem processor on a second common motherboard.Type: ApplicationFiled: May 1, 2009Publication date: September 24, 2009Applicant: MARATHON TECHNOLOGIES CORPORATIONInventors: Glenn A. Tremblay, Paul A. Leveille, James D. McCollum, Thomas D. Bissett, J. Mark Pratt
-
Publication number: 20070214340Abstract: A symmetric multiprocessing fault-tolerant computer system controls memory access in a symmetric multiprocessing computer system. To do so, virtual page structures are created, where the virtual page structures reflect physical page access privileges to shared memory for processors in a symmetric multiprocessing computer system. Access to shared memory is controlled based on physical page access privileges reflected in the virtual paging structures to coordinate deterministic shared memory access between processors in the symmetric multiprocessing computer system. A symmetric multiprocessing fault-tolerant computer system may use duplication or continuous replay.Type: ApplicationFiled: May 23, 2006Publication date: September 13, 2007Applicant: Marathon Technologies CorporationInventors: Paul Leveille, Thomas Bissett, Stephen Corbin, Jerry Melnick, Glenn Tremblay, Satoshi Watanabe, Keiichi Koyama
-
Publication number: 20050039074Abstract: A fault tolerant/fault resilient computer system includes a first coserver and a second coserver. The first coserver includes a first application environment (AE) processor and a first I/O subsystem processor on a first common motherboard. The second coserver includes a second AE processor and a second I/O subsystem processor on a second common motherboard. Each of the AE processors has a clock that operates asynchronously to clocks of the other AE processor, and the AE processors operate in instruction lockstep.Type: ApplicationFiled: July 8, 2004Publication date: February 17, 2005Inventors: Glenn Tremblay, Paul Leveille, James McCollum, Thomas Bissett, J. Pratt
-
Patent number: 6728898Abstract: Producing a mirror copy using incremental-divergence is performed in a computer system in which write requests are each associated with a reference label. A mirror set may be restored to a state in which the data storage devices contain identical data by copying from the data storage device having “good” data only portions of data which have not been stored on the data storage device having divergent data. Incremental-divergence copying may be accomplished by keeping track of the changes made after a point in which the data storage devices are known to contain identical data.Type: GrantFiled: March 6, 2002Date of Patent: April 27, 2004Assignee: Marathon Technologies CorporationInventors: Glenn A. Tremblay, Paul A. Leveille, Charles H. Kaman, Gairy Grannum
-
Publication number: 20030172316Abstract: Producing a mirror copy using incremental-divergence is performed in a computer system in which write requests are each associated with a reference label. A mirror set may be restored to a state in which the data storage devices contain identical data by copying from the data storage device having “good” data only portions of data which have not been stored on the data storage device having divergent data. Incremental-divergence copying may be accomplished by keeping track of the changes made after a point in which the data storage devices are known to contain identical data.Type: ApplicationFiled: March 6, 2002Publication date: September 11, 2003Inventors: Glenn A. Tremblay, Paul A. Leveille, Charles H. Kaman, Gairy Grannum
-
Patent number: 6205565Abstract: Data transfer to computing elements is synchronized in a computer system that includes the computing elements and controllers that provide data from data sources to the computing elements. A request for data made by a computing element is intercepted and transmitted to the controllers. At least a first controller responds by transmitting requested data to the computing element and by indicating how a second controller will respond to the intercepted request.Type: GrantFiled: May 19, 1998Date of Patent: March 20, 2001Assignee: Marathon Technologies CorporationInventors: Thomas D. Bissett, Martin J. Fitzgerald, V, Paul A. Leveille, James D. McCollum, Erik Muench, Glenn A. Tremblay
-
Patent number: 6038685Abstract: In a first aspect, a method of synchronizing at least two computing elements that each have clocks that operate asynchronously of the clocks of the other computing elements includes selecting one or more signals, designated as meta time signals, from a set of signals produced by the computing elements, monitoring the computing elements to detect the production of a selected signal by one of the computing elements, waiting for the other computing elements to produce a selected signal, transmitting equally valued time updates to each of the computing elements, and updating the clocks of the computing elements based on the time updates.In a second aspect, fault resilient or fault tolerant computers are produced by designating a first processor as a computing element, designating a second processor as a controller, connecting the computing element and the controller to produce a modular pair, and connecting at least two modular pairs to produce a fault resilient or fault tolerant computer.Type: GrantFiled: September 22, 1997Date of Patent: March 14, 2000Assignee: Marathon Technologies CorporationInventors: Thomas Dale Bissett, Richard D. Fiorentino, Robert M. Glorioso, Diane T. McCauley, James D. McCollum, Glenn A. Tremblay, Mario Troiani
-
Patent number: 5956474Abstract: Fault resilient or fault tolerant computers are produced by designating a first processor as a computing element, designating a second processor as a controller, connecting the computing element and the controller to produce a modular pair, and connecting at least two module pairs to produce a fault resilient or fault tolerant computer. Each computing element of the computer performs all instructions in the same number of cycles as the other computing element. The controllers provide input/output processings for the computing elements, as well as monitor their operations to detect errors, and control operation of the computing elements in response to the detected errors.Type: GrantFiled: December 18, 1996Date of Patent: September 21, 1999Assignee: Marathon Technologies CorporationInventors: Thomas Dale Bissett, Richard D. Fiorentino, Robert M. Glorioso, Diane T. McCauley, James D. McCollum, Glenn A. Tremblay, Mario Troiani
-
Patent number: 5896523Abstract: Synchronized execution is maintained by compute elements processing instruction streams in a computer system including the compute elements and a controller. Each compute element includes a clock that operates asynchronously with respect to clocks of the other compute elements. Each compute element processes instructions from an instruction stream and counts the instructions processed. Upon processing a quantum of instructions from the instruction stream, the compute element initiates a synchronization procedure and continues to process instructions from the instruction stream and to count instructions processed from the instruction stream. The compute element halts processing of instructions from the instruction stream after processing an unspecified number of instructions from the instruction stream in addition to the quantum of instructions. Upon halting processing, the compute element sends a synchronization request to the controller and waits for a synchronization reply.Type: GrantFiled: June 4, 1997Date of Patent: April 20, 1999Assignee: Marathon Technologies CorporationInventors: Thomas D. Bissett, Paul A. Leveille, Erik Muench, Glenn A. Tremblay
-
Patent number: 5790397Abstract: Data transfer to computing elements is synchronized in a computer system that includes the computing elements and controllers that provide data from data sources to the computing elements. A request for data made by a computing element is intercepted and transmitted to the controllers. At least a first controller responds by transmitting requested data to the computing element and by indicating how a second controller will respond to the intercepted request.Type: GrantFiled: September 17, 1996Date of Patent: August 4, 1998Assignee: Marathon Technologies CorporationInventors: Thomas D. Bissett, Martin J. Fitzgerald, V, Paul A. Leveille, James D. McCollum, Erik Muench, Glenn A. Tremblay
-
Patent number: 5787485Abstract: A mirror set copy from a first storage device to a second storage device is performed in a computer system in which write requests are each associated with a reference label. Write requests and a mirror read request are received at the first storage device, and the write requests also are received at the second storage device. The write requests are processed at the first storage device processes. Data is read from the first storage device in response to the mirror read request. The first storage device then sends the data to the second storage device along with a reference label of a write request received at the first storage device prior to sending the data. Thereafter, the second storage device writes the data. Finally, the second storage device processes write requests until the second storage device encounters a write request having the same reference label as that sent with the data.Type: GrantFiled: September 17, 1996Date of Patent: July 28, 1998Assignee: Marathon Technologies CorporationInventors: Martin J. Fitzgerald, V, Glenn A. Tremblay
-
Patent number: 5615403Abstract: The effects of I/O race conditions caused by asynchrony between processors concurrently executing the same software and I/O devices are eliminated by executing an application program and a first associated operating system with firs processors, and executing an I/O processing program and a second associated operating system with an I/O processor. Memory requests from the application program or the first associated operating system are processed with the first processors, and memory requests from the application program to memory addresses associated with I/O devices are trapped and transmitted to the I/O processor. The I/O processor then performs the trapped memory requests with the I/O processing program after waiting for the identical request to be received from each of the first processors to eliminate the effects of race conditions caused by asynchrony between processors concurrently executing the application program or the first associated operating system and I/O devices.Type: GrantFiled: October 2, 1995Date of Patent: March 25, 1997Assignee: Marathon Technologies CorporationInventors: Thomas D. Bissett, Richard D. Fiorentino, Robert M. Glorioso, Diane T. McCauley, James D. McCollum, Glenn A. Tremblay, Mario Troiani
-
Patent number: 5600784Abstract: In a first aspect, a method of synchronizing at least two computing elements that each have clocks that operate asynchronously of the clocks of the other computing elements includes selecting one or more signals, designated as meta time signals, from a set of signals produced by the computing elements, monitoring the computing elements to detect the production of a selected signal by one of the computing elements, waiting for the other computing elements to produce a selected signal, transmitting equally valued time updates to each of the computing elements, and updating the clocks of the computing elements based on the time updates.In a second aspect, fault resilient or fault tolerant computers are produced by designating a first processor as a computing element, designating a second processor as a controller, connecting the computing element and the controller to produce a modular pair, and connecting at least two modular pairs to produce a fault resilient or fault tolerant computer.Type: GrantFiled: March 16, 1995Date of Patent: February 4, 1997Assignee: Marathon Technologies CorporationInventors: Thomas D. Bissett, Richard D. Fiorentino, Robert M. Glorioso, Diane T. McCauley, James D. McCollum, Glenn A. Tremblay