Patents by Inventor Go OIKE
Go OIKE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12268002Abstract: According to an embodiment, a semiconductor memory device includes a substrate, a stacked body, a plurality of first members, and at least one first insulating member. The stacked body is provided on the substrate and includes a plurality of electrode layers. The electrode layers are stacked apart from each other in a first direction and extend in a second direction parallel to an upper surface of the substrate. The first members are provided in the stacked body and extend in the first direction and the second direction. The first insulating member is provided in the stacked body and extends in the first direction and a third direction so that the electrode layers are divided into a plurality of regions in the second direction, the third direction intersecting with the second direction and being parallel to the upper surface of the substrate.Type: GrantFiled: December 13, 2022Date of Patent: April 1, 2025Assignee: Kioxia CorporationInventors: Go Oike, Hanae Ishihara
-
Patent number: 12232321Abstract: According to one embodiment, a semiconductor memory device includes a plurality of first interconnect layers, first and second memory pillars, and a plurality of first plugs. The plurality of first interconnect layers include a first array region where the first memory pillar penetrates the plurality of first interconnect layers, a second array region where the second memory pillar penetrates the plurality of first interconnect layers, and a coupling region where a plurality of coupling parts respectively coupled to the plurality of first plugs are formed. Along a first direction parallel to the semiconductor substrate, the first array region, the coupling region, and the second array region are arranged in order.Type: GrantFiled: September 27, 2023Date of Patent: February 18, 2025Assignee: KIOXIA CORPORATIONInventors: Go Oike, Tsuyoshi Sugisaki
-
Publication number: 20250031378Abstract: A semiconductor memory includes first to fourth stacked bodies. The first stacked body includes a first conductor, and an alternating stack of first insulators and second conductors above the first conductor in a region. The second stacked body includes a third conductor, and an alternating stack of second insulators and fourth conductors above the third conductor in another region. The third stacked body includes a fifth conductor adjacent to the first conductor via a third insulator in a separation region. The fourth stacked body includes a seventh conductor adjacent to the third conductor via a fifth insulator in the separation region. The fifth conductor is electrically insulated from the seventh conductor.Type: ApplicationFiled: October 7, 2024Publication date: January 23, 2025Inventor: Go OIKE
-
Publication number: 20240395707Abstract: In one embodiment, a semiconductor device includes a first substrate. The device further includes a memory cell array including a plurality of first electrode layers that are provided above the first substrate, and are spaced from each other in a first direction, a columnar portion that is provided in the plurality of first electrode layers, extends in the first direction, and includes a charge storage layer and a semiconductor layer, and a first metal layer that is provided above the plurality of first electrode layers, and is electrically connected to an end of the semiconductor layer. The device further includes a first plug provided above the first substrate. The device further includes a first interconnect layer provided above the first plug, and electrically connected to the first plug through the first metal layer.Type: ApplicationFiled: May 7, 2024Publication date: November 28, 2024Applicant: Kioxia CorporationInventors: Hiroomi NAKAJIMA, Go OIKE
-
Patent number: 12144181Abstract: A semiconductor memory includes first to fourth stacked bodies. The first stacked body includes a first conductor, and an alternating stack of first insulators and second conductors above the first conductor in a region. The second stacked body includes a third conductor, and an alternating stack of second insulators and fourth conductors above the third conductor in another region. The third stacked body includes a fifth conductor adjacent to the first conductor via a third insulator in a separation region. The fourth stacked body includes a seventh conductor adjacent to the third conductor via a fifth insulator in the separation region. The fifth conductor is electrically insulated from the seventh conductor.Type: GrantFiled: July 3, 2023Date of Patent: November 12, 2024Assignee: Kioxia CorporationInventor: Go Oike
-
Publication number: 20240324220Abstract: A semiconductor memory device comprises: a substrate; a first wiring layer; a second wiring layer provided between the substrate and the first wiring layer; and a memory cell array layer provided between the substrate and the second wiring layer. The memory cell array layer comprises a contact extending in a first direction intersecting with a surface of the substrate. The first wiring layer has a second conductive layer that includes a connecting portion, a pad electrode portion, and a peripheral edge portion. The connecting portion is connected to one end in the first direction of the contact. The second wiring layer has: a first opening which is provided in a region including the connecting portion and the pad electrode portion of the second conductive layer; and a ring-shaped first slit which surrounds the peripheral edge portion of the second conductive layer.Type: ApplicationFiled: March 14, 2024Publication date: September 26, 2024Applicant: KIOXIA CORPORATIONInventors: Yoshikazu HOSOMURA, Go OIKE, Yutaka SHIMIZU, Masaki NAKAMURA, Hironobu HAMANAKA, Hideo WADA
-
Publication number: 20240315058Abstract: A semiconductor memory device includes a first cell chip and a second cell chip. The first cell chip includes a first stack, a first conductive layer that is used as a first source line, a second conductive layer that is electrically connected to the first conductive layer, and a plurality of first bonding pads. The second cell chip includes a second stack, a third conductive layer that is used as a second source line, a plurality of second bonding pads that are joined to the plurality of first bonding pads, respectively, and a fourth conductive layer that electrically couples the plurality of second bonding pads and is electrically connected to the third conductive layer. The second conductive layer and the fourth conductive layer are electrically connected.Type: ApplicationFiled: March 4, 2024Publication date: September 19, 2024Inventors: Go OIKE, Kazuharu YAMABE
-
Patent number: 11948889Abstract: According to one embodiment, a semiconductor memory device includes a stacked body, a pillar, a strip part, a plurality of first contacts, and a second contact. The stacked body includes a plurality of conductive layers stacked via an insulating layer, and includes, at each of opposite ends in a first direction, a first staircase part in which the conductive layers are terminated stepwise. The pillar extends in the stacked body in a stacking direction of the stacked body, and form memory cells at positions intersecting with at least some conductive layers of the plurality of conductive layers. The strip part divides the stacked body in the first direction by extending in a second direction crossing the first direction. The plurality of first contacts are arranged in the first staircase part, in which each of the first contacts is connected to one of the conductive layers at each step of the first staircase part.Type: GrantFiled: September 11, 2020Date of Patent: April 2, 2024Assignee: Kioxia CorporationInventor: Go Oike
-
Publication number: 20240032297Abstract: According to one embodiment, a semiconductor memory device includes a plurality of first interconnect layers, first and second memory pillars, and a plurality of first plugs. The plurality of first interconnect layers include a first array region where the first memory pillar penetrates the plurality of first interconnect layers, a second array region where the second memory pillar penetrates the plurality of first interconnect layers, and a coupling region where a plurality of coupling parts respectively coupled to the plurality of first plugs are formed. Along a first direction parallel to the semiconductor substrate, the first array region, the coupling region, and the second array region are arranged in order.Type: ApplicationFiled: September 27, 2023Publication date: January 25, 2024Applicant: KIOXIA CORPORATIONInventors: Go OIKE, Tsuyoshi SUGISAKI
-
Publication number: 20240008280Abstract: A semiconductor memory includes first to fourth stacked bodies. The first stacked body includes a first conductor, and an alternating stack of first insulators and second conductors above the first conductor in a region. The second stacked body includes a third conductor, and an alternating stack of second insulators and fourth conductors above the third conductor in another region. The third stacked body includes a fifth conductor adjacent to the first conductor via a third insulator in a separation region. The fourth stacked body includes a seventh conductor adjacent to the third conductor via a fifth insulator in the separation region. The fifth conductor is electrically insulated from the seventh conductor.Type: ApplicationFiled: July 3, 2023Publication date: January 4, 2024Inventor: Go OIKE
-
Patent number: 11818890Abstract: According to one embodiment, a semiconductor memory device includes a plurality of first interconnect layers, first and second memory pillars, and a plurality of first plugs. The plurality of first interconnect layers include a first array region where the first memory pillar penetrates the plurality of first interconnect layers, a second array region where the second memory pillar penetrates the plurality of first interconnect layers, and a coupling region where a plurality of coupling parts respectively coupled to the plurality of first plugs are formed. Along a first direction parallel to the semiconductor substrate, the first array region, the coupling region, and the second array region are arranged in order.Type: GrantFiled: February 7, 2022Date of Patent: November 14, 2023Assignee: KIOXIA CORPORATIONInventors: Go Oike, Tsuyoshi Sugisaki
-
Patent number: 11778820Abstract: A semiconductor storage device according to an embodiment includes a stacked body in which a conductive layer and an insulating layer are stacked alternately in a first direction, a plurality of columnar bodies that extend in the first direction inside the stacked body and each include a semiconductor body, a plurality of charge storage films that are disposed between at least one of a plurality of the conductive layers and each of a plurality of the semiconductor bodies, a plurality of bit lines that extend above the stacked body in a second direction intersecting the first direction, an interlayer insulating layer that is between the stacked body and the bit lines, and contacts each of which penetrates the interlayer insulating layer and is electrically connected to one of the plurality of bit lines, in which the contacts have a first contact that is connected to one of the columnar bodies and a second contact that is connected to a plurality of the columnar bodies.Type: GrantFiled: September 1, 2020Date of Patent: October 3, 2023Assignee: Kioxia CorporationInventor: Go Oike
-
Patent number: 11737279Abstract: A semiconductor memory includes first to fourth stacked bodies. The first stacked body includes a first conductor, and an alternating stack of first insulators and second conductors above the first conductor in a region. The second stacked body includes a third conductor, and an alternating stack of second insulators and fourth conductors above the third conductor in another region. The third stacked body includes a fifth conductor adjacent to the first conductor via a third insulator in a separation region. The fourth stacked body includes a seventh conductor adjacent to the third conductor via a fifth insulator in the separation region. The fifth conductor is electrically insulated from the seventh conductor.Type: GrantFiled: June 8, 2022Date of Patent: August 22, 2023Assignee: Kioxia CorporationInventor: Go Oike
-
Publication number: 20230209833Abstract: A semiconductor storage device includes a base body, a stacked body, a plurality of columns, and a plurality of first contacts. The base body includes a substrate, a semiconductor element on the substrate, a lower wiring layer above the semiconductor element in a thickness direction of the base body and connected to the semiconductor element, and a lower conductive layer above the lower wiring layer in the thickness direction. The stacked body is above the lower conductive layer and including an alternating stack of conductive layers and insulating layers. Each of the columns includes a semiconductor body extending through the stacked body and electrically connected to the lower conductive layer. The plurality of first contacts extend through the stacked body and electrically connected to the lower conductive layer. The lower conductive layer is separately provided under each of the plurality of first contacts.Type: ApplicationFiled: March 7, 2023Publication date: June 29, 2023Inventor: Go OIKE
-
Patent number: 11665898Abstract: A semiconductor device of an embodiment includes first and second structures arranged in a first hierarchy, in which the first and second structures are repeatedly arranged in a first direction along a plane of the first hierarchy, and a distance between geometric centers of the first and second structures in a minimum unit of repetition of the first and second structures differs between a first position and a second position in the first direction.Type: GrantFiled: March 17, 2021Date of Patent: May 30, 2023Assignee: Kioxia CorporationInventors: Daisuke Kawamura, Go Oike
-
Publication number: 20230113904Abstract: According to an embodiment, a semiconductor memory device includes a substrate, a stacked body, a plurality of first members, and at least one first insulating member. The stacked body is provided on the substrate and includes a plurality of electrode layers. The electrode layers are stacked apart from each other in a first direction and extend in a second direction parallel to an upper surface of the substrate. The first members are provided in the stacked body and extend in the first direction and the second direction. The first insulating member is provided in the stacked body and extends in the first direction and a third direction so that the electrode layers are divided into a plurality of regions in the second direction, the third direction intersecting with the second direction and being parallel to the upper surface of the substrate.Type: ApplicationFiled: December 13, 2022Publication date: April 13, 2023Applicant: Kioxia CorporationInventors: Go OIKE, Hanae ISHIHARA
-
Publication number: 20230082971Abstract: A semiconductor device includes a first substrate, a first insulating film disposed on the first substrate, and a semiconductor layer disposed on the first insulating film. The semiconductor device further includes a metal layer with a first portion and a second portion. The first portion is disposed on the semiconductor layer, and the second portion includes a bonding pad and is disposed on the first insulating film without the semiconductor layer interposed between the second portion and the first insulating film.Type: ApplicationFiled: March 3, 2022Publication date: March 16, 2023Inventors: Hideo WADA, Hiroyuki YAMASAKI, Masahisa SONODA, Go OIKE
-
Patent number: 11557605Abstract: According to an embodiment, a semiconductor memory device includes a substrate, a stacked body, a plurality of first members, and at least one first insulating member. The stacked body is provided on the substrate and includes a plurality of electrode layers. The electrode layers are stacked apart from each other in a first direction and extend in a second direction parallel to an upper surface of the substrate. The first members are provided in the stacked body and extend in the first direction and the second direction. The first insulating member is provided in the stacked body and extends in the first direction and a third direction so that the electrode layers are divided into a plurality of regions in the second direction, the third direction intersecting with the second direction and being parallel to the upper surface of the substrate.Type: GrantFiled: December 11, 2020Date of Patent: January 17, 2023Assignee: Kioxia CorporationInventors: Go Oike, Hanae Ishihara
-
Publication number: 20220302156Abstract: A semiconductor memory includes first to fourth stacked bodies. The first stacked body includes a first conductor, and an alternating stack of first insulators and second conductors above the first conductor in a region. The second stacked body includes a third conductor, and an alternating stack of second insulators and fourth conductors above the third conductor in another region. The third stacked body includes a fifth conductor adjacent to the first conductor via a third insulator in a separation region. The fourth stacked body includes a seventh conductor adjacent to the third conductor via a fifth insulator in the separation region. The fifth conductor is electrically insulated from the seventh conductor.Type: ApplicationFiled: June 8, 2022Publication date: September 22, 2022Inventor: Go OIKE
-
Patent number: 11437388Abstract: A semiconductor memory device includes a substrate, a first stack, a plurality of first columnar portions, a second stack, a plurality of second columnar portions, and a third stack. In the first stack, first conductive layers and first insulating layers are alternately stacked in a thickness direction of the substrate. Each of the plurality of first pillars extends inside the first stack in the thickness direction. In the second stack, second conductive layers and second insulating layers are alternately stacked in the thickness direction. Each of the plurality of second pillars extends inside the second stack in the thickness direction. The third stack is positioned between the first stack and the second stack in the first direction. In the third stack, third insulating layers and fourth insulating layers including a material different from a material of the third insulating layer are alternately stacked in the thickness direction of the substrate.Type: GrantFiled: August 7, 2020Date of Patent: September 6, 2022Assignee: Kioxia CorporationInventors: Kosei Noda, Go Oike